IEEE HOME ! SEARCH IEEE ! SHOP ! WEB ACCOUNT ! CONTACT IEEE




Membership Publica	ations/Services Standards Conferences Careers/Jobs	
IEEE)	Welcome United States Patent and Trademark Office	
Help FAQ Terms IEE	E Peer Review Quick Links	>>
Welcome to IEEE Xplores	SEARCH RESULTS [PDF Full-Text (417 KB)] NEXT DOWNLOAD CITATION	
O- Home		
O- What Can I Access?		
O- Log-out	On attaching acoustic imaging instrumentation to	t
Tables of Contents	LEO-15 observatory for sediment transport and bo	ot
O- Journals	boundary layer studies	
& Magazines	Irish, J.D. Hay, A.E. Traykovski, P. Newhall, A. Craig, R. Paul, W.M.	
O- Conference Proceedings	Woods Hole Oceanogr. Instn., MA; This paper appears in: Oceanic Engineering, IEEE Journal of	
O- Standards		
Search	Publication Date: Apr 2002 On page(s): 254-266	
	Volume: 27, Issue: 2	
O- By Author	ISSN: 0364-9059	
O- Basic	References Cited: 17	
O- Advanced	CODEN: IJOEDY	
Member Services	INSPEC Accession Number: 7297609	
O- Join IEEE	Abstract:	
O- Establish IEEE	The Woods Hole Oceanographic Institution (WHOI) and Dalhousie University	•
Web Account	conducted a sediment transport study at the LEO-15 observatory maintaine	
	Rutgers University and WHOI engineers off the central New Jersey coast. The study was designed to take advantage of the unique capabilities (power and	
O- Access the IEEE Member	telemetry) provided at the site. The various sensing systems were attached	
Digital Library	bottom-mounted frame and connected by divers to the underwater-mateab	
Print Format	ports on the LEO-15 node. The node supplied power for the various acoustic	С
	electronic systems and provided telemetry for control of the remote	
	instrumentation and acquisition of several GBytes of data per day. A shore- support station of several PCs and workstations networked together and cor	
	to the Internet was set up at Rutgers Tuckerton Field Station to receive, dis	
	and store this data. Instrumentation was deployed in mid-November 1999,	•
	remained active until Christmas 1999, and was recovered in January 2000.	
	methodology of using the LEO-15 observatory was different from previous	
	approaches used by the WHOI and Dalhousie sediment transport teams and	
	some subtle problems not obvious until the equipment was set up and utiliz observatory. A second LEO-15 node, on shore at the Tuckerton field station	
	facilitated testing of each subsystem and the fully integrated system before	
	offshore deployment. One set of problems involved the node's ground fault	
	detection system that was designed to shut down all scientific instrumentati	
	protect the node when a current leak to seawater was detected on any pow	
	telemetry line. WHOI connected all their sensing systems together to provid	ıe

g

e

optimum test of any system problem. Dalhousie had isolated their instrument (power and communications) so the ground fault circuit only tested the cable: the LEO-15 node to their electronics. The WHOI instrumentation developed a



Index Terms:

acoustic imaging earthing marine systems marine telemetry oceanographic equipmoptical fibre telemetry power supplies to apparatus power system faults power system protection sedimentation sonar imaging Internet LEO-15 observatory WHOI instrumentation Woods Hole Oceanographic Institution acoustic imaging instrumentation bottom boundary layer studies control current leak data acquisition operations data ground fault circuit ground fault detection system remote system sediment transport functionality shore-based support station telemetry underwater-mateable connectors underwater-mateable guest ports

Documents that cite this document

Select link to view other documents in the database that cite this one.

Reference list:

- 1. N. C. Forrester, R. P.Stokey, C.von Alt, B. G.Allen, R. G.Goldsborough, M. J.Purcell, and T. C.Austin, "The LEO-15 long-term ecosystem observatory: De and installation," *Proc. IEEE Oceans'97*, vol. 2, 1997, pp. 1082-1088.

 [Abstract] [PDF Full-Text (1176KB)]
- 2. J. D.Irish, J. F.Lynch, A. E.Newhall, N.Witzell, P.Traykovski, and S.Glenn, 1993 observations of oceanography and sediment transport at the LEO-15 sit 65, 1995.
- 3. J. D. Irish, J. F. Lynch, P. A. Traykovski, A. E.Newhall, K.Prada, and A. E.F self contained sector scanning sonar for bottom roughness observations as pasuspended sediment studies," *J. Atmos. Oceanic Technol.*, vol. 16, pp. 1830-1999.

[CrossRef] [Buy Via Ask*IEEE]

4. P. Traykovski, A. E.Hay, J. D.Irish, and J. F.Lynch, "Geometry, migration a evolution of wave ortibal ripples at LEO-15," *J. Geoph. Res.*, vol. 104, pp. 150

е

1524, 1999. [CrossRef] [Buy Via Ask*IEEE]

- 5. A. E. Hay and D. J. Wilson, "Rotary sidescan images of nearshore bedform evolution during a storm," *Mar. Geol.*, vol. 119, pp. 57-65, 1994. [Buy Via Ask*IEEE]
- 6. A. M. Crawford and A. E.Hay, "A simple system for laser-illuminated video imaging of sediment suspension and bed topography," *IEEE J. Oceanic. Eng.*, 23, pp. 12-19, Jan. 1998.
 [Abstract] [PDF Full-Text (256KB)]
- 7. L. Zedel and A. E. Hay, "A coherent doppler profiler for high resolution par velocimetry in the ocean: Laboratory measurements of turbulence and particl flux," *J. Atmos. Ocean. Technol.*, vol. 16, pp. 1102-1117, 1999.

 [CrossRef] [Buy Via Ask*IEEE]
- 8. A. M.Crawford and A. E.Hay, "Linear transition ripple migration and wave-velocity skewness: Observations," *J. Geophys Res.*, vol. 106, no. C7, pp. 14 128, 2001.

[Buy Via Ask*IEEE]

9. C. Smyth, A. E. Hay, and L. Zedel, "Cohenent doppler profiler measureme near-bed suspended sediment fluxes and the influence of bedforms," *J. Geop. Res.*.

[Buy Via Ask*IEEE]

10. Q. Zou and A. E. Hay, "Velocity profiles above and within the wave botto boundary layer over a sloping bottom," *Proc. ICCE* Sydney, Australia, 2001, p. 94-107.

[Buy Via Ask*IEEE]

- 11. Q.Zou and A. E.Hay, "The vertical structure of the wave bottom boundar layer over a sloping bed: Theory and field measurements," *J. Phys. Ocean*, 2([Buy Via Ask*IEEE]
- 12. L. Zedel and A. E. Hay, "A three-component bistatic coherent Doppler ve profiler: Causes of error and accuracy limitations," *IEEE J. Ocean. Eng.*. [Buy Via Ask*IEEE]
- 13. C. Smyth and A. E. Hay, "Near-bed turbulence and bottom friction during SandyDuck97," J. Geophys. Res., 2001.
 [Buy Via Ask*IEEE]
- 14. F. R. Hess and K. W. Bedford, "Acoustic BackScattering System (ABSS): instrument and some preliminary results," *Marine Geol.*, vol. 66, pp. 358-359 1985.

[Buy Via Ask*IEEE]

15. J. F. Lynch, J. D. Irish, C. R. Sherwood, and Y. C.Agrawal, "Determining suspended sediment particle size information from acoustical and optical backscatter measurements during STRESS," *Cont. Shelf Res.*, vol. 14, no. 10, pp. 1139-1165, 1994.
[Buy Via Ask*IEEE]

h e ch eee e eee g e ch

e

e

С

- 16. J. F. Lynch, J. D. Irish, T. F. Gross, P. L. Wiberg, A. E. Newhall, P. A.Traykovski, and J. D.Warren, "Acoustic measurements of the spatial and temporal structure of the near-bottom boundary layer in the 1990–1991 STRI experiment," *Cont. Shelf Res.*, vol. 17, no. 10, pp. 1271-1295, 1997. [Buy Via Ask*IEEE]
- 17. N. C.Forrester, R. P.Stokey, and B. G.Allen, *LEO-15 instrument interface specifications*, Mar. 3 2000 [online] Availabe: http://adcp.whoi.edu/LEO-15/HARDWARE_DOC/index.html. .

SEARCH RESULTS [PDF Full-Text (417 KB)] NEXT DOWNLOAD CITATION

<u>Home</u> | <u>Log-out</u> | <u>Journals</u> | <u>Conference Proceedings</u> | <u>Standards</u> | <u>Search by Author</u> | <u>Basic Search | Advanced Join IEEE</u> | <u>Web Account</u> | <u>New this week</u> | <u>OPAC Linking Information</u> | <u>Your Feedback</u> | <u>Technical Support</u> | <u>Ema No Robots Please</u> | <u>Release Notes</u> | <u>IEEE Online Publications</u> | <u>Help</u> | <u>FAQ</u> | <u>Terms</u> | <u>Back to Top</u>

Copyright © 2003 IEEE — All rights reserved

e

IEEE HOME I SEARCH IEEE I SHOP I WEB ACCOUNT I CONTACT IEEE



Membership Publi	ications/Services Standards Confer	ences Careers/Jobs	
IEEE	Xplore®	Welcome United States Patent and Tradem	ark Office
Help FAQ Terms II	EEE Peer Review Quick Links		» Se
Welcome to IEEE Xplore	ga .		
O- Home	Your search matched 7 of 988420 docum	ients.	
O- What Can	A maximum of 7 results are displayed, 25	to a page, sorted by Relevance in descendi	ing order.
I Access?		current search expression or entering a new o	one the text box.
O- Log-out	Then click Search Again.		
Tables of Contents	(ground and power)and ((plug* or in	nsert*)) and (disa	
O- Journals & Magazines	Results: Journal or Magazine = JNL Conference =	= CNF Standard = STD	
Conference Proceedings	On attaching acoustic image.	aging instrumentation to the LE	O-15 observ
O- Standards	for sediment transport and	bottom boundary layer studies	
Search	■ Irish, J.D.; Hay, A.E.; Traykovs	ski, P.; Newhall, A.; Craig, R.; Paul,	, W.M.;
	Oceanic Engineering, IEEE Jour	rnal of , Volume: 27 Issue: 2 , Apr	il 2002
O- By Author	Page(s): 254 -266		
O- Basic			
O- Advanced			
Member Services	[Abstract] [PDF Full-Text (41	7 KB)] IEEE JNL	
O- Join IEEE O- Establish IEEE Web Account	combined with 2D TLM	iterconnection between power-	ground plan
O- Access the	Ito, R.; Carrillo-Ramirez, R.; Ja		2001
IEEE Member Digital Library	Page(s): 339 -342	ronic Packaging, 2001, 29-31 Oct.	2001
Print Format	•		
	[Abstract] [PDF Full-Text (29	2 KB)] IEEE CNF	
	Garner, S.M.; Chuyano, V.; Sa Fang Wang; Ren, A.S.; Mingqia Broadband Optical Networks an	nd Technologies: An Emerging Real otics and Optoelectronics. 1998 IEE	Chen; Steier, lity/Optical

[Abstract] [PDF Full-Text (204 KB)] **IEEE CNF**

4 A Wilkinson power divider on a low resistivity Si substrate with a pol

e ch eee e eee g e ch c e ch e ch ge e ch h h

Page(s): III/31 -III/32

interface layer for wireless circuits

Papapolymerou, J.; Ponchak, G.E.; Tentzeris, E.M.;

Radio Frequency Integrated Circuits (RFIC) Symposium, 2002 IEEE, 2-4 June:

Page(s): 483 -486

[Abstract] [PDF Full-Text (525 KB)] IEEE CNF

5 A Wilkinson power divider on a low resistivity Si substrate with a pol interface layer for wireless circuits

Papapolymerou, J.; Ponchak, G.E.; Tentzeris, E.M.;

Microwave Symposium Digest, 2002 IEEE MTT-S International , Volume: 1 , 2-

2002

Page(s): 593 -596

[Abstract] [PDF Full-Text (567 KB)] IEEE CNF

6 Analog front-end electronics for beam position measurement on the halo measurement

Shurter, R.B.; Cote, T.; Gilpatrick, J.D.;

Particle Accelerator Conference, 2001. PAC 2001. Proceedings of the 2001, Vo

2, 18-22 June 2001

Page(s): 1378 -1380 vol.2

[Abstract] [PDF Full-Text (347 KB)] IEEE CNF

7 Performance evaluation of RF MEMS packages

Lih-Tyng Hwang; Li Li; Drye, J.; Shun-Meen Kuo;

Electronic Components and Technology Conference, 2002. Proceedings. 52nd,

May 2002

Page(s): 1032 -1036

[Abstract] [PDF Full-Text (808 KB)] IEEE CNF

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting No Robots Please | Release Notes | IEEE Online Publications | Help. | FAQ | Terms | Back to Top

Copyright © 2003 IEEE - All rights reserved

IEEE HOME ! SEARCH IEEE ! SHOP ! WEB ACCOUNT ! CONTACT IEEE



Membership Publications/Services Standards Conferences Careers/Jobs



Welcome
United States Patent and Trademark Office



Help	FAQ	Terms	IEEE Pee	r Revie

Quick Links

Welcome to IEEE Xplore*

- O- Home
- O- What Can I Access?
- O- Log-out

Tables of Contents

- O- Journals & Magazines
- Conference Proceedings
- O- Standards

Search

- O- By Author
- O- Basic
- O- Advanced

Member Services

- O- Join IEEE
- O- Establish IEEE
 Web Account
- Access the IEEE Member Digital Library

Your search matched 9 of 1015452 documents.

A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.

Refine This Search:

You may refine your search by editing the current search expression or enterinew one in the text box.

switch and power and ground and load and (isolat* o

Search

☐ Check to search within this result set

Results Key:

JNL = Journal or Magazine CNF = Conference STD = Standard

1 Power system for new MBARI ROV

Mellinger, E.;

OCEANS '93. 'Engineering in Harmony with Ocean'. Proceedings , 18-21 Oct.

Pages:II/152 - II/157 vol.2

[Abstract] [PDF Full-Text (512 KB)] IEEE CNF

2 Series plasma opening switch experiment on Hawk

Weber, B.V.; Allen, R.J.; Commisso, R.J.; Hinshelwood, D.D.; Stephanakis, S. Plasma Science, 2002. ICOPS 2002. IEEE Conference Record - Abstracts. The IEEE International Conference on , 26-30 May 2002 Pages: 214

[Abstract] [PDF Full-Text (185 KB)] IEEE CNF

3 TFTR ECS safety ground switch soft close modification

Ancher, C.R.; Tureikas, S.;

Fusion Engineering, 1993., 15th IEEE/NPSS Symposium on , Volume: 2 , 11-Oct. 1993

Pages:897 - 900 vol.2

[Abstract] [PDF Full-Text (280 KB)] IEEE CNF

4 A 6 A monolithic switch-mode solenoid driver

Marshall, A.; Campos, E.; Buss, K.;

Solid-State Circuits Conference, 1990. Digest of Technical Papers. 37th ISSCI 1990 IEEE International, 14-16 Feb. 1990

Pages: 252 - 253, 306

[Abstract] [PDF Full-Text (1036 KB)] IEEE CNF

h eee e eee g e ch e ch e

е се

ec e

5 Current-source parallel-resonant DC/AC inverter with transformer

Kazimierczuk, M.K.; Cravens, R.C.;

Power Electronics, IEEE Transactions on , Volume: 11 , Issue: 2 , March 1996 Pages: 275 - 284

[Abstract] [PDF Full-Text (772 KB)] IEEE JNL

6 Design and implementation of a robot power supply system

Lister, M.; Salem, T.;

SoutheastCon, 2002. Proceedings IEEE , 5-7 April 2002

Pages:418 - 421

[Abstract] [PDF Full-Text (318 KB)] IEEE CNF

7 Soft-switching single-stage power factor correction converter

Rustom, K.; Batarseh, I.;

Power Electronics Specialists Conference, 2001. PESC. 2001 IEEE 32nd

Annual , Volume: 1 , 17-21 June 2001

Pages: 314 - 320 vol. 1

[Abstract] [PDF Full-Text (368 KB)] IEEE CNF

8 Performance characteristics of a 1 MV miniature Marx bank

Peterkin, F.E.; Stoudt, D.C.; Hankla, B.J.; Boulais, K.A.; Bernardes, J.S.; Pulsed Power Conference, 1999. Digest of Technical Papers. 12th IEEE

International , Volume: 1 , 27-30 June 1999

Pages: 536 - 539 vol.1

[Abstract] [PDF Full-Text (456 KB)] IEEE CNF

9 Current-source parallel-resonant DC/AC inverter with transformer

Kazimierczuk, M.K.; Cravens, R., II;

Telecommunications Energy Conference, 1994. INTELEC '94., 16th

International, 30 Oct.-3 Nov. 1994

Pages:135 - 141

[Abstract] [PDF Full-Text (424 KB)] IEEE CNF

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account |
New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online
Publications | Help | FAQ | Terms | Back to Top

Copyright © 2004 IEEE - All rights reserved

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Membership Publications/Services Standards Conferences Careers/Jobs

IEEE Xplore®

Welcome
United States Patent and Trademark Office



Help FAQ Terms IEEE Peer Review

Quick Links

Search Results [PDF FULL-TEXT 368 KB] PREV NEXT DOWNLOAD CITATION



Welcome to IEEE Xplores

O- Home

What Can I Access?

O- Log-out

Tables of Contents

O- Journals & Magazines

O- Conference Proceedings

O- Standards

Search

O- By Author

O- Basic

- Advanced

Member Services

O- Join IEEE

C Establish IEEE
Web Account

C Access the IEEE Member Digital Library

Soft-switching single-stage power factor correction converter

Rustom, K. Batarseh, I.

Request Permissions

<u>rightslink</u>()

Sch. of Electr. Eng. & Comput. Sci., Central Florida Univ., Orlando, FL, USA; This paper appears in: Power Electronics Specialists Conference, 2001. | 2001 IEEE 32nd Annual

Meeting Date: 06/17/2001 - 06/21/2001 Publication Date: 17-21 June 2001

Location: Vancouver, BC Canada On page(s): 314 - 320 vol. 1

Volume: 1

Reference Cited: 5

Number of Pages: 4 vol. (xxxiv+2228) Inspec Accession Number: 7138601

Abstract:

A single-stage, ZVT-PWM, **power** factor correction converter is proposed in the Zero-voltage **switching** for the main **switch** and zero-current **switching** for auxiliary **switch** are realized by utilizing the leakage inductance of the output transformer and the capacitance of the **switches**. As a result, no additional recomponents need to be added. ZVS operation is realized for a wide range of I line. High frequency operation of the proposed converter makes the AC-DC pesupply possible to be minimized in size and weight and the soft **switching** so reduces the electromagnetic interference (EMI). The proposed converter uses **grounded** auxiliary **switch** so that the **isolated** driving circuit is not required simplified driving circuitry again improves the overall efficiency and **power** de Practically, the direct driving schemes of both the main and the auxiliary **swit** allows the proposed converter to operate in even high **switching** frequency a good regulation capability. A 50-W 500-kHz prototype has been built in the la experimentally verify the analysis and simulation results

Index Terms:

AC-DC power convertors PWM power convertors capacitance driver circuits electinterference inductance interference suppression power factor correction power supply reduction ZVT-PWM converter capacitance direct driving schemes electromagnet

reduction grounded auxiliary switch isolated driving circuit leakage inductance c transformer power density simplified driving circuitry single-stage power factor correct converter soft-switching converter zero-current switching zero-voltage switching

Documents that cite this document

Select link to view other documents in the database that cite this one.

Search Results [PDF FULL-TEXT 368 KB] PREV NEXT DOWNLOAD CITATION

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account |
New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online
Publications | Help | FAQ| Terms | Back to Top

Copyright © 2004 IEEE — All rights reserved

First Hit Fwd Refs



L5: Entry 2 of 8

File: USPT

Aug 5, 2003

DOCUMENT-IDENTIFIER: US 6603221 B1 TITLE: Solid state electrical switch

Brief Summary Text (33):

Another advantage of the present invention is a state-latched control contact panels which retain the "ON" or "OFF" state after contact by the external agent is broken. Based on this latch function, the Liu Switch of the present invention provides a multipoint random remote control system, including: (a) a 2-terminal Liu Switch coupled in series with a Load circuit between two lines of an AC Dower outlet; (b) an optocoupler coupled to the Liu Switch, the optocoupler providing a very high electrical isolation between the AC Dower lines and an external remote control signal bus from which the optocoupler receives input signals; and (c) controllers (e.g., computers) coupled to the signal bus, each capable of asserting on the signal bus the control signals. The Liu Switch provides an "ON/OFF" latching feature which allows random control by an unlimited number of external controllers and computers. In one implementation, the signal bus include an independent external common ground to which both the "ON" signal and the "OFF" signal reference. In another implementation, separate independent external common ground references are provided for separate transmission and isolation between "ON"-channel and "OFF"-channel on a four-wire external signal bus.

<u>Current US Cross Reference Classification</u> (1): 307/130

First Hit Fwd Refs

Generate Collection Print

L5: Entry 2 of 8

File: USPT

Aug 5, 2003

COUNTRY

US-PAT-NO: 6603221

DOCUMENT-IDENTIFIER: US 6603221 B1

TITLE: Solid state electrical switch

DATE-ISSUED: August 5, 2003

INVENTOR-INFORMATION:

NAME CITY

ITY STATE ZIP CODE

Liu; Zhongdu San Jose CA 95101

APPL-NO: 09/ 348980 [PALM] DATE FILED: July 7, 1999

PARENT-CASE:

CROSS-REFERENCE TO RELATED PATENT APPLICATIONS This patent application is related to and claims priority of U.S. Provisional Patent Application Serial No. 60/130,919, filed on Apr. 22, 1999 entitled "Solid State Electrical Switch", also owned by the inventor of this patent application.

INT-CL: [07] <u>H01</u> <u>H</u> <u>47/00</u>

US-CL-ISSUED: 307/125; 307/130, 307/131 US-CL-CURRENT: 307/125; 307/130, 307/131

FIELD-OF-SEARCH: 307/125, 307/130, 307/131, 327/452, 327/455, 327/469, 327/476

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

Search ALL

	:		
PAT-NO	ISSUE-DATE	PATENTEE-NAME	US-CL
3660688	May 1972	Evans et al.	307/252W
<u>3676685</u>	July 1972	Myer	307/117
<u>3679910</u>	July 1972	Williams	307/252W
3723815	March 1973	Ambler et al.	361/45
3886376	May 1975	Asija	307/116
3899713	August 1975	Barkan et al.	315/34
3922563	November 1975 .	Penman	307/116
4119864	October 1978	Petrizio	307/116

Search Selected

4246494	January 1981	Foreman et al.	307/116
4250432	February 1981	Kohler	315/291
4264831	April 1981	Wern	307/252Н
4289972	September 1981	Wern	307/116
4289980	September 1981	McLaughlin	307/308
4336464	June 1982	Weber	307/141.4
4360737	November 1982	Leopold	307/116
<u>4504778</u>	March 1985	Evans	323/323
4651022	March 1987	Cowley	307/116
4672229	June 1987	Skarman et al.	307/115
4703194	October 1987	Brovelli	307/116
4731548	March 1988	Ingraham	307/116
5030890	July 1991	Johnson	315/208
5550463	August 1996	Coveley	323/300
6060793	May 2000	Cousy	307/125
6141197	October 2000	Kim et al.	361/93.5

FOREIGN PATENT DOCUMENTS

FOREIGN-PAT-NO	PUBN-DATE .	•	COUNTRY	US-CL
1 052 776	November 2000		EP	
2000-357955	December 2000		JP	

ART-UNIT: 2182

PRIMARY-EXAMINER: Fleming; Fritz

ABSTRACT:

A 2-terminal solid state electrical switch is provided which can be connected in series with a load device in a the same manner as a conventional mechanical-contact switch, does not leak current during an "OFF" state, and operates from a dynamic pulse run mode during an "ON" state. The two-terminal solid state electrical switch of the present invention requires neither a power supply to operate, nor any mechanical movement and contact points. Consequently, no spark, arc or any mechanical noise is created in the solid state electrical switch's operation, nor does it corrode, thus allowing it to be used in a hostile environment. The solid state switch of the present invention can be put to uses not practical for conventional mechanical-contact switches, such as to control multi-appliances, as static circuit breakers, contactors and relays for fire-proof, explosion-proof, water-proof, anti-chemical, anti-corrosion, humidity resistant, dust resistant, anti-vibrations and heavy duty frequently operations. Further, a unique initialization circuit in the solid switch of the present invention resets the switch intelligently to a suitable operating mode after a power interruption, thus avoiding accidents that may endanger property and lives. The present invention also provides a highly isolated multi-point random remote control switch/relay suitable

for wide industrial and other applications.

86 Claims, 27 Drawing figures

First Hit Fwd Refs



L5: Entry 3 of 8 File: USPT Jul 2, 2002

DOCUMENT-IDENTIFIER: US 6414404 B1 TITLE: Power switching circuit

Detailed Description Text (31):

In the interest of cost and of compactness, it is desirable for all of the elements (excluding the <u>load</u> L which forms part of the circuit only in use) shown in the circuit of FIG. 1 or the circuit of FIG. 2 to be integrated into a single semiconductor chip. As explained in U.S. Pat. No. 5,081,379, especially for automotive applications, the voltage between the power supply lines 2 and 3 may be of the order of 50 to 60 volts. Low power logic transistor N1 to N3 such as IGFETs and the like may be integrated into the same semiconductor body as the power semiconductor switch M by providing complex structural arrangements which isolate the low power logic circuitry from the high side power semiconductor switch M. The integration involves the provision of special diffusions or barrier layers of differing conductivity types to interpose high breakdown voltage reverse bias pnjunctions between the substrate 100b to which the high voltage is applied and the low power logic devices, or by the provision of dielectric isolation. Such expensive, technically complex techniques can, however, be avoided by, as described in U.S. Pat. No. 4,929,884, operating the logic devices, with respect to the positive power supply line 2 (that is high side) rather than the earth or ground power supply line 3.

<u>Current US Original Classification</u> (1): 307/130

First Hit Fwd Refs

☐ Cenerate Collection Print

L11: Entry 8 of 26

File: USPT

Jun 30, 1998

DOCUMENT-IDENTIFIER: US 5774322 A

TITLE: Three wire power supply circuit

Abstract Text (1):

A power supply circuit is provided for use in combination with a <u>load</u> and an alternating current (AC) power source for selectively connecting and disconnecting the load and the AC power source. The load is connected between a neutral conductor of the AC power source and the power supply circuit. The power supply circuit is connected to a power or hot line conductor and a ground conductor of the AC power source. The power supply circuit comprises relay connected in series between the <u>load</u> and the line conductor; a control circuit for selectively operating the relay; and a transformer. The primary winding of the transformer is connected in series with the line conductor and the ground conductor for supplying power to the control circuit even when the <u>load</u> is disconnected from the AC <u>power</u> source. The <u>power</u> supply circuit comprises a switch in series with the primary winding of the potential transformer for interrupting the primary winding current at frequencies above the AC line frequency. The power supply circuit can also comprise a slide or air gap switch to isolate the power supply circuit from the AC power source when the air gap switch is in the OFF position or to limit current to an acceptable level. The air gap switch can be configured to pulse the primary winding current above the accepted level.

First Hit Fwd Refs End of Result Set

Cenerate Collection Print

L13: Entry 1 of 1 File: USPT Mar 9, 1999

DOCUMENT-IDENTIFIER: US 5881251 A TITLE: Hot swap control circuit

Abstract Text (1):

A circuit board having a load is inserted into a chassis of a digital system while the system remains in operation. During insertion, a ground potential is provided to the circuit board. Next, one or more voltage potentials are provided, however, no electrical path is provided from the voltage potentials, through the load, to ground. An enhancement voltage is provided to the circuit board, allowing the load to charge. Finally, a backplane is connected to the circuit board after the load has charged. The circuit board includes a soft start circuit that allows the load to charge gracefully after the enhancement voltage is provided. In one embodiment, the soft start circuit includes an RC circuit connected to a switch which gradually turns on as the RC circuit charges, thereby providing an electrical path from the circuit board <u>load to ground</u> through the <u>switch</u>. The <u>switch</u> may be a MOSFET. Once the circuit board <u>load</u> is charged, connecting the backplane bypasses the MOSFET, thereby eliminating nearly all quiescent current flow through, and associated power dissipation in, the MOSFET. The circuit board is extracted from the chassis of the digital system by first disconnecting the backplane. When this occurs, the MOSFET is no longer bypassed by the backplane connection and quiescent current again flows through the MOSFET. Next, the enhancement voltage is removed, allowing the MOSFET to gradually turn off as the RC circuit discharges, thereby removing the electrical path from the load to ground. The voltage and ground potential are then removed.

Brief Summary Text (10):


The circuit board includes a soft start circuit to allow the circuit board to charge gracefully after the enhancement voltage is provided. In one embodiment, the soft start circuit includes an RC circuit which charges over a predetermined time after the enhancement voltage is provided. The RC circuit is connected to a switch which gradually turns on as the RC circuit charges, thereby providing an electrical path from the circuit board load to ground through the switch. In one embodiment, the switch is a MOSFET having a current rating appropriate to the quiescent circuit board load current. Once the circuit board load is charged, connecting the backplane bypasses the MOSFET, thereby eliminating nearly all current flow through, and associated power dissipation in, the MOSFET.

<u>Detailed Description Text</u> (3):

FIG. 1 illustrates a digital system 5 configured in accordance with the present invention. Digital system 5 includes a chassis 10 and a circuit board 20. Chassis 10 includes a ground post 30, power posts 31, a soft start post 32, and a backplane connector 33. Circuit board 20 includes a ground connector 40, power connectors 41, a soft start connector 42, a backplane coupling 43, a switch circuit 50, and board loads 60. Circuit board 20 may be inserted into or extracted from chassis 10 at any time, without having to power down the digital system 5.

Detailed Description Text (5):

Insertion of circuit board 20 into chassis 10, should be carried out in a controlled manner. Ground post 30 on chassis 10 is first coupled with the ground



Detailed Description Text (7):

As MOSFET 52 <u>switches</u> on, circuit board <u>loads</u> 60 are provided with a path to <u>ground</u> post 30. Those skilled in the art will recognize that MOSFET 52 is current rated depending upon the magnitude of the quiescent circuit board <u>loads</u> 60. After circuit board <u>loads</u> 60 are charged, and as circuit board 20 is further inserted into chassis 10, backplane connector 33 on chassis 10 is coupled to backplane coupling 43 on circuit board 20. Backplane coupling 43 on circuit board 20 and backplane connector 33 on chasis 10 provide a current path which bypasses MOSFET 52. As a result, even though MOSFET 52 remains turned on, there is little or no further power dissipation in MOSFET 52.

Detailed Description Text (8):

Extraction of circuit board 20 from chassis 10 should also be carried out in a controlled manner. During extraction, backplane connector 33 is first disconnected from backplane coupling 43 and quiescent current again begins to flow through MOSFET 52 to ground post 30. As extraction of circuit board 20 continues, soft start post 32 is disconnected from soft start connector 42. Disconnecting soft start post 32 in this fashion causes RC circuit 54 to discharge through resistor circuit 56, allowing circuit board Load 60 to power down gracefully as MOSFET 52 Switches off. As the extraction process continues, power posts 31 are disconnected from power connectors 41, removing all voltage from circuit board 20. After power posts 31 are disconnected, ground post 30 is disconnected from ground connector 40, completing the extraction of circuit board 20 from chassis 10.

Current US Original Classification (1): 710/302

CLAIMS:

12. A method of removing a circuit board having a circuit board load from a chassis comprising the steps of:

disconnecting a backplane from the circuit board;

removing an enhancement voltage from the circuit board by terminating a quiescent current flow from the circuit board <u>load</u> through a <u>switch</u> to an electrical <u>ground</u> in a controlled fashion, the circuit board thus being configured to allow the circuit board <u>load</u> to <u>power</u> down gracefully once the enhancement voltage is removed;

removing one or more voltage potentials from the circuit board once the circuit board load has powered down; and

removing a ground potential from the circuit board only after all other voltage potentials have been removed therefrom.

First Hit Fwd Refs End of Result Set

☐ Generate Collection Print

L13: Entry 1 of 1 File: USPT Mar 9, 1999

US-PAT-NO: 5881251

DOCUMENT-IDENTIFIER: US 5881251 A

TITLE: Hot swap control circuit

DATE-ISSUED: March 9, 1999

INVENTOR-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY

Fung; Laurie P. Pleasanton CA

Lindberg; Craig D. San Jose CA

ASSIGNEE-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY TYPE CODE

Bay Networks, Inc. Santa Clara CA 02

APPL-NO: 08/ 728202 [PALM]
DATE FILED: October 10, 1996

INT-CL: [06] $\underline{G06}$ \underline{F} $\underline{13/00}$

US-CL-ISSUED: 395/283; 307/147 US-CL-CURRENT: 710/302; 307/147

FIELD-OF-SEARCH: 395/283, 395/282, 395/281, 307/147, 307/148

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

Search Selected Search ALL Glear

PAT-NO	ISSUE-DATE	PATENTEE-NAME	US-CL
<u>5432916</u>	July 1995	Hahn et al.	395/283
5473499	December 1995	Weir	395/283
5530810	June 1996	Bowman	395/283
5584030	December 1996	Husak et al.	395/283
5625238	April 1997	Ady et al.	395/283
5636347	June 1997	Muchnick et al.	395/283
5644731	July 1997	Liencres et al.	395/283

5726506



March 1998

Wood

307/147

ART-UNIT: 271


PRIMARY-EXAMINER: Auve; Glenn A.


ATTY-AGENT-FIRM: Blakely Sokoloff Taylor & Zafman, LLP


ABSTRACT:

A circuit board having a <u>load</u> is inserted into a chassis of a digital system while the system remains in operation. During insertion, a ground potential is provided to the circuit board. Next, one or more voltage potentials are provided, however, no electrical path is provided from the voltage potentials, through the load, to ground. An enhancement voltage is provided to the circuit board, allowing the load to charge. Finally, a backplane is connected to the circuit board after the load has charged. The circuit board includes a soft start circuit that allows the load to charge gracefully after the enhancement voltage is provided. In one embodiment, the soft start circuit includes an RC circuit connected to a switch which gradually turns on as the RC circuit charges, thereby providing an electrical path from the circuit board load to ground through the switch. The switch may be a MOSFET. Once the circuit board load is charged, connecting the backplane bypasses the MOSFET, thereby eliminating nearly all quiescent current flow through, and associated power dissipation in, the MOSFET. The circuit board is extracted from the chassis of the digital system by first disconnecting the backplane. When this occurs, the MOSFET is no longer bypassed by the backplane connection and quiescent current again flows through the MOSFET. Next, the enhancement voltage is removed, allowing the MOSFET to gradually turn off as the RC circuit discharges, thereby removing the electrical path from the load to ground. The voltage and ground potential are then removed.


27 Claims, 3 Drawing figures









	SI Browser - LZ: (65) (power ne		
Pober British with the properties of the propert	108 and ground 106 co element 111 controlle (i.e., also providing conductors 112,116, a current transformer 1 to the load. A zeroit is desired to have frequencies, as in ot current flowing to th	5434509 US 5434509 A Method and apparatus for detecting arcing in alternating-current power systems by monitoring high-frequency noise	
mac	1		




	SI Browser - Lb: (89) (power nearl 5/2165/ A 1ag: S Doc: 32/89 Format : / S	EIDIX
	US-PAT-NO: 5721657	
22	DOCUMENT-IDENTIFIER: US 5721657 A	
X	TITLE: Load control module	
JA	KWIC	
	Abstract Text - ABTX (1): A load control module (1) for controlling switch gear (2) which, in use, connects a power source (3) to remotely located electrical load (4). The module (1) includes a sensor unit (9) associated with the load (4) for providing a signal indicative of predetermined operating parameters of the load and a controller (10) for receiving the signal and for selectively providing	
Bedram Bedram Bedram	another signal to the switch gear (2) which isolates the load (4) from the power source (3) when the load (4) does not comply with required operating parameters.	
回图图		·

	ST Browser - Lb: (83) (power nea		집민법	
Eile	Edik Wiew Moods Window He			
	US-PAT-NO:	5118963		
	DOCUMENT-IDENTIFIER:	US 5118963 A		
<u>r</u>	TITLE:	Symmetrical controlled switching circuit		
	KWIC			
	Abstract Text - ABTX	(1): : is disclosed which provides a plurality of switches		
	which can be caused to	o open or close, a controller which can selectively draw ty of power sources connected in electrical communication		
	with the switches and <u>isolating</u> devices connecting the switches to the controller. The controller is connected to a regulator and to one voltage			
	interconnection and the regulator is connected to another voltage interconnection by two conductive paths which control individual switches that			
	are associated with in	ndividual power supplying loads.		
		•		
		• •		
		·		







	S I browser - Lb: (89) (power nea		四回四
	Edit View Tools Window He		
	US-PAT-NO:	6222709	
	DOCUMENT-IDENTIFIER: **See image for Certif	US 6222709 B1 ficate of Correction**	
<u>জ</u> [[TITLE:	Device and method for supplying electric power to a load	
<u>시</u> 합	KWIC		
		ic power supply control device for supplying electric	
	device is composed of	a battery is described. The electric <u>power supply control</u> a semiconductor switch connected between the electric load in order to controlling the power supply to the load,	
	an excessive electric	current detecting circuit for detecting an excessive ing through the load, a protection circuit connected to	; ;
<u>0</u>	the semiconductor swit	tch for turning off the semiconductor switch if the rrent detecting circuit detects an excessive electric	
	current, and a control turning off the semico	l circuit for <u>disabling</u> the protection circuit from onductor switch if the rate of increase of the electric	
	current as flowing thr	rough the load is smaller than a predetermined rate.	
盤			
<u> </u>			•

間倒

Refine Search

Search Results -

Terms	Documents
L1 same (disabl\$3 or isolat\$3)	385

US Pre-Grant Publication Full-Text Database

US Patents Full-Text Database

Database:

US OCR Full-Text Database EPO Abstracts Database JPO Abstracts Database Derwent World Patents Index IBM Technical Disclosure Bulletins


Search:











Search History

DATE: Wednesday, March 31, 2004 Printable Copy Create Case

Set Name Query

Hit Count Set Name

side by side

result set

DB=USPT; PLUR=YES; OP=OR

<u>L2</u> L1 same (disabl\$3 or isolat\$3)

385 <u>L2</u>

<u>L1</u> switch same power same ground same load

3164 L1

END OF SEARCH HISTORY



Search Results -

Terms	Documents
L2	0

US Pre-Grant Publication Full-Text Database

US Patents Full-Text Database

US OCR Full-Text Database Database: EPO Abstracts Database

JPO Abstracts Database

Derwent World Patents Index

IBM Technical Disclosure Bulletins

Search:











Search History

Printable Copy Create Case DATE: Wednesday, March 31, 2004

Set Name Query

Hit Count Set Name

side by side

result set

L1

DB=USOC, EPAB, JPAB, DWPI, TDBD; PLUR=YES; OP=OR

L3 L2 0 <u>L3</u>

DB=USPT; PLUR=YES; OP=OR

L2 L1 same (disabl\$3 or isolat\$3) 385 L2

L1 switch same power same ground same load 3164

END OF SEARCH HISTORY

Refine Search

Search Results -

Terms	Documents
(361/58 361/686 710/301 710/302 710/313 323/908 307/130 307/11 307/126 713/300).ccls.	4217

US Pre-Grant Publication Full-Text Database


US Patents Full-Text Database

Database: US OCR Full-Text Database EPO Abstracts Database

EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index

IBM Technical Disclosure Bulletins

Search:









Search History

DATE: Wednesday, March 31, 2004 Printable Copy Create Case

Set Name Query side by side	Hit Count	Set Name result set
DB=USPT; $PLUR=YES$; $OP=OR$		
<u>L4</u> 710/301,302,313;307/130,11,126;361/58,686;713/300;323/908.ccls	. 4217	<u>L4</u>
DB=USOC, $EPAB$, $JPAB$, $DWPI$, $TDBD$; $PLUR=YES$; $OP=OR$		
<u>L3</u> L2	0	<u>L3</u>
DB=USPT; $PLUR=YES$; $OP=OR$		
<u>L2</u> L1 same (disabl\$3 or isolat\$3)	385	<u>L2</u>
<u>L1</u> switch same power same ground same load	3164	<u>L1</u>



Search Results -

Terms	Documents
L2 and L4	8

US Pre-Grant Publication Full-Text Database

US Patents Full-Text Database
US OCR Full-Text Database

Database:

EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search:

L5











Search History

DATE: Wednesday, March 31, 2004 Printable Copy Create Case

Set Name Query side by side	Hit Count Set Name result set
DB=USPT; $PLUR=YES$; $OP=OR$	
<u>L5</u> 12 and L4	8 <u>L.5</u>
<u>L4</u> 710/301,302,313;307/130,11,126;361/58,686;713/300;323/	/908.ccls. 4217 <u>L4</u>
DB=USOC, $EPAB$, $JPAB$, $DWPI$, $TDBD$; $PLUR=YES$; $OP=OR$	
<u>L3</u> L2	0 <u>L3</u>
DB=USPT; $PLUR=YES$; $OP=OR$	
<u>L2</u> L1 same (disabl\$3 or isolat\$3)	385 <u>L2</u>
<u>L1</u> switch same power same ground same load	3164 <u>L1</u>



Search Results -

Terms	Documents
L8 or L9	7


US Pre-Grant Publication Full-Text Database

US Patents Full-Text Database


Database:

US OCR Full-Text Database EPO Abstracts Database JPO Abstracts Database Derwent World Patents Index IBM Technical Disclosure Bulletins

Search:












Search History


DATE: Wednesday, March 31, 2004 Printable Copy Create Case

Set Name Query side by side		Hit Count S	et Name result set
-	SPT; PLUR=YES; OP=OR		
<u>L10</u>	18 or L9	7	<u>L10</u>
<u>L9</u>	12 and ((hot or live) same (plug\$4 or swap\$5))	7	<u>L9</u>
<u>L8</u>	12 same (hot or live) same (plug\$4 or swap\$5)	4	<u>L8</u>
<u>L7</u>	12 and ((hot or live) adj1 (plug\$4 or swap\$5))	0	<u>L7</u>
<u>L6</u>	12 same ((hot or live) adj1 (plug\$4 or swap\$5))	0	<u>L6</u>
<u>L5</u>	12 and L4	8	<u>L5</u>
<u>L4</u>	710/301,302,313;307/130,11,126;361/58,686;713/300;323/908.ccls.	4217	<u>L4</u>
DB=USOC, $EPAB$, $JPAB$, $DWPI$, $TDBD$; $PLUR=YES$; $OP=OR$			
<u>L3</u>	L2	0	<u>L3</u>
DB=USPT; PLUR=YES; OP=OR			
<u>L2</u>	L1 same (disabl\$3 or isolat\$3)	385	<u>L2</u>
<u>L1</u>	switch same power same ground same load	3164	<u>L1</u>

END OF SEARCH HISTORY

h eb bcgbeech







	Help	Logou	it]	Interrupt	
Main Mer	u Search Form Posting Count	s Show S N	lumbers	Edit S Numbers Preferences	Cases
	L1 and (p	Search R Terms ower same		Documents 47	
Database: Search:	US Patents Full-Text Database US Pre-Grant Publication Full- JPO Abstracts Database EPO Abstracts Database Derwent World Patents Index IBM Technical Disclosure Bulle L2 Recall Text	Text Databas	Se	Refine Search	
		Search 1	History		
DATE: M	onday, December 08, 2003	Printable	Copy (Create Case	
Set Name side by side	Query	Hit Count	Set Nan result se		
DB = USI	PT; PLUR=YES; OP=OR				
<u>L2</u>	L1 and (power same ground)	47	<u>L2</u>		
<u>L1</u>	5210855.uref.	141	<u>L1</u>		

END OF SEARCH HISTORY $\dot{}$





Help Logout Interrupt Edit S Numbers Main Menu | Search Form | Posting Counts Show S Numbers Preferences Cases Search Results -Terms Documents US Patents Full-Text Database US Pre-Grant Publication Full-Text Database JPO Abstracts Database EPO Abstracts Database Derwant World Patents Index IBM Technical Disclosure Bulletins Database: L3 Search: Refine Search Recall Text Clear **Search History** DATE: Monday, December 08, 2003 Printable Copy Create Case Set Name

side by side	Query	HIT Count	result set
DB=PGPB,JI	PAB,EPAB,DWPI,TDBD; PLUR=YES; OP=OR		
<u>L3</u>	L2 .	0	<u>L3</u>
DB=USPT; P	LUR=YES; OP=OR		
<u>L2</u>	L1 and (power same ground)	47	<u>L2</u>
<u>L1</u>	5210855.uref.	141	<u>L1</u>

Interrupt Help Logout Edit S Numbers Preferences Main Menu | Search Form | Posting Counts Show S Numbers Cases Search Results -**Terms** Documents L5 and (ground same power) 180 **US Patents Full-Text Database** US Pre-Grant Publication Full-Text Database JPO Abstracts Database **EPO Abstracts Database Derwent World Patents Index**

Search:

Database:

L6	4	
		Refine Search
	₹	I.
		ı

Recall Text 👄

IBM Technical Disclosure Bulletins

Clear


Search History

DATE: Monday, December 08, 2003 Printable Copy Create Case

Set Name side by side	Query	Hit Count	Set Name result set
_	PT; PLUR=YES; OP=OR		
<u>L6</u>	L5 and (ground same power)	180	<u>L6</u>
<u>L5</u>	((710/301 710/302)!.CCLS.)	556	<u>L5</u>
<u>L4</u>	(710/301,302.ccls.) and (power same ground)	0	<u>L4</u>
DB=PGF	PB,JPAB,EPAB,DWPI,TDBD; PLUR=YES; OP=OR		
<u>L3</u>	L2	0	. <u>L3</u>
DB = USP	PT; PLUR=YES; OP=OR		
<u>L2</u>	L1 and (power same ground)	47	<u>L2</u>
<u>L1</u>	5210855.uref.	141	<u>L1</u>

	Help Logout Interrupt				
Main Mer	enu Search Form Posting Counts Show S Numbers Edit S Numbers Preferences Ca	ses .			
	Search Results - Terms Documents L1 and (hot adj1 (plug\$5 or swap\$5)) 80				
Database: Search:	US Patents Full-Text Database US Pre-Grant Publication Full-Text Database JPO Abstracts Database EPO Abstracts Database Derwent World Patents Index IBM Technical Disclosure Bulletins L3 Refine Search Recall Text Clear				
	Search History				
DATE: V	Wednesday, December 03, 2003 Printable Copy Create Case				

Set Name Query	Hit Count	Set Name
side by side		result set
DB=USPT; PLUR=YES; OP=OR		
L1 and (hot adj1 (plug\$5 or swap\$5))	80	<u>L3</u>
<u>L2</u> L1 and (hot adj1 (plug\$5 or swap\$4))	77	<u>L2</u>
<u>L1</u> ground same power same (switch por isolat\$3 or disabl\$3	10094	<u>L1</u>



DATE: Wednesday, December 03, 2003 Printable Copy Create Case

Set Name Query side by side	Hit Count	Set Name result set
DB=PGPB, $JPAB$, $EPAB$, $DWPI$, $TDBD$; $PLUR=YES$; $OP=OR$		
<u>L4</u> L3	0	<u>L4</u>
DB=USPT; PLUR=YES; OP=OR		
L3 L1 and (hot adj1 (plug\$5 or swap\$5))	80	<u>L3</u>
L2 L1 and (hot adj1 (plug\$5 or swap\$4))	77	<u>L2</u>
L1 ground same power same (switch or isolat\$3 or disabl\$3) 10094	<u>L1</u>

	Help Logout Interrupt	
Main Mer	nu Search Form Posting Counts Show S Numbers Edit S Numbers Preferences	Cases
	Search Results -	
	Terms Documents	
	13 and ((input adj1 output) or (I adj1 O) or signal) 79	
	US Patents Full-Text Database	
	US Pre-Grant Publication Full-Text Database JPO Abstracts Database	
	EPO Abstracts Database	
	Derwent World Patents Index	
Database:	IBM Technical Disclosure Bulletins	
Search:	L5 Refine Search	
Scaren.	Tremie dealon	
	Recall Text Clear	
	Clear	•
		•

Search History

DATE: Wednesday, December 03, 2003 Printable Copy Create Case

Set Nam- side by sid		Hit Count	Set Name result set
DB=U	SPT; PLUR=YES; OP=OR		
<u>L5</u>	13 and ((input adj1 output) or (I adj1 O) or signal)	79	<u>L5</u>
DB=P	GPB,JPAB,EPAB,DWPI,TDBD; PLUR=YES; OP=OR		
<u>L4</u>	L3	0	<u>L4</u>
DB=U	SPT; PLUR=YES; OP=OR		
<u>L3</u>	L1 and (hot adj1 (plug\$5 or swap\$5))	80	<u>L3</u>
<u>L2</u>	L1 and (hot adj1 (plug\$5 or swap\$4))	77	<u>L2</u>
<u>L1</u>	ground same power same (switch 3 or isolat\$3 or disabl\$3)	10094	<u>L1</u>


Logout Interrupt Help Edit S Numbers Main Menu | Search Form | Posting Counts Show S Numbers Preferences Caśes

Search Results -

Terms	Documents
((361/58 361/686)!.CCLS. (710/301 710/302 710/313)!.CCLS. (323/908)!.CCLS. (307/130 307/11 307/126)!.CCLS. (713/300)!.CCLS.)	4053

US Patents Full-Text Database US Pre-Grant Publication Full-Text Database JPO Abstracts Database **EPO Abstracts Database Derwent World Patents Index IBM Technical Disclosure Bulletins** Database:

Search:



Search History

DATE: Monday, December 08, 2003 Printable Copy Create Case


Set Name Query **Hit Count Set Name** side by side result set

DB=USPT; PLUR=YES; OP=OR

((361/58 | 361/686)!.CCLS. | (710/301 | 710/302 | 710/313)!.CCLS. |(323/908)!.CCLS. |(307/130|307/11|307/126)!.CCLS. |(713/300 4053 L1 L1)!.CCLS.)

Main Menu	Help Logout Interrupt Search Form Posting Counts Show S Numbers Edit S Numbers Preferences	Cases
•	Search Results - Terms Documents 11 and L3 6	
	US Patents Full-Text Database US Pre-Grant Publication Full-Text Database UPO Abstracts Database EPO Abstracts Database Derwent World Patents Index BM Technical Disclosure Bulletins	
Search:	Recall Text Clear	
	Search History	
DATE: Mo	nday, December 08, 2003 Printable Copy Create Case	

Set Name side by side		Hit Count Set Name result set	
DB=US	SPT; PLUR=YES; OP=OR		
<u>L4</u>	11 and L3	6	<u>L4</u>
<u>L3</u>	L2 and (hot adj1 (plug\$5 or swap\$5))	24	<u>L3</u>
<u>L2</u>	ground same power same switch\$3 same (isolat\$3 or disabl\$3)	3337	<u>L2</u>
<u>L1</u>	((361/58 361/686)!.CCLS. (710/301 710/302 710/313)!.CCLS. (323/908)!.CCLS. (307/130 307/11 307/126)!.CCLS. (713/300)!.CCLS.)	4053	<u>L1</u>



Generate Collection Print

L5: Entry 10 of 79

File: USPT

Apr 1, 2003

DOCUMENT-IDENTIFIER: US 6542997 B1 TITLE: Powering computer systems

Brief Summary Text (12):

The power sub-system can include a power distribution board with power distribution logic operable to distribute power from the power supply units for powering the processor module, the power distribution circuitry being operable to interrupt power for powering the processor module when two of the power supply units fail or are not present. A plurality of power rails can be provided on the power distribution board to separate power supplies for various system components, thus enhancing noise and signal separation.

Detailed Description Text (14):

FIG. 6 is a rear view of the unit 10 in a configuration with three DC power supply units 74A, 74B and 74C. Each of the power supply units 74A, 74B and 74C is the same, and provides redundant power for the unit 10. However, as will be seen later, one or more of the DC power supply units could be replaced by AC (mains) power supply units. The power supplies are hot swappable (i.e., while the system is running), as long as they are swapped one at a time.

Detailed Description Text (16):


Also shown is a grounding plate 100 that is secured by knurled nuts 102, 104 and 106 to grounding studs 103, 105 and 107. Grounding stud 103 provides a connection directly to the chassis 11 of the unit 10. Grounding studs 105 and 107, on the other hand are electrically isolated from the chassis by an insulating board and are instead connected to logic ground (i.e. the ground of the electronic circuitry). By means of the grounding plate 100, logic ground can be connected directly to chassis ground. The provision of this grounding plate provides for optional tying of logic ground to chassis ground. It will be noted that each of the power supply units 74 is provided with a similar grounding plate 100, for connection to corresponding grounding studs. If it is desired to isolate logic ground from chassis ground, it is necessary to remove the grounding plate 100 from each of the power supply units 74A, 74B and 74C.

Detailed Description Text (17):

An isolated ground system is needed in some telco applications when operating in a Regional Bell Operating Company (RBOC) mode. When operating in such a mode, the chassis and logic ground are connected at a remote location to provide, for example, lightning protection. In this case two-hole lugs 101 having a pair of holes 111 to fit over the pair of grounding studs 105 and 107 are provided for each of the power supply units 74 and are secured over the studs using nuts 104 and 106. A similar two-hole lug 101 is secured to the grounding studs 108 and is secured with similar nuts. Earthing wires 109 from each of the two-hole lugs 101 on the power units and the chassis then are taken to the remote, earthing location. The studs 103105, 107 and 108 are of a standard thread size (M5). The studs 105/107 and the studs 108 are at a standard separation (15.85 mm). The studs 105/107 are self-retaining in the insulated board on the power supply units. The stud 103 is self-retaining in the casing of its power supply unit 74. The suds 108 are also self-retaining in the system unit chassis.

Detailed Description Text (18):

In a non-isolated ground situation, chassis ground can simply be tied to a desired



ground potential (for example, to the racking system) by connecting a grounding cable to grounding studs 108 provided on the rear of the chassis. A further earth connection is provided via the <u>power</u> cables for the <u>power</u> supplies.

Detailed Description Text (21):

FIG. 8 is a schematic overview of the computer architecture of the system 10. As shown in FIG. 8, various components within the system are implemented through application-specific integrated circuits (ASICs). The system is based round a UltraSparc Port Architecture (UPA) bus system that uses a Peripheral Component Interconnect (PCI) protocol for an I/O expansion bus. The CPU modules 40.0, 40.1, 40.2, 40.3, and a UPA-TO-PCI (U2P) ASIC 154 communicate with each other using the UPA protocol. The CPU modules 40 and the U2P ASIC 154 are configured as UPA master-slave devices. An Address Router (AR) ASIC 154 routes UPA request packets through the UPA address bus and controls the flow of data to and from memory 150 using a Data Router (DR) ASIC 144 and a switching network 148. The AR ASIC 154 provides system control. It controls the UPA interconnect between the major system components and main memory.

Detailed Description Text (22):

The DR ASIC 144 is a buffered memory crossbar device that acts as a bridge between six system unit buses. The six system unit buses include two processor buses, a memory data bus and to I/O buses. The DR ASIC 144 provides crossbar functions, memory port decoupling, burst transfer and First-in-First-Out (FIFO) data read functions. Clock control for the operation of the processor is provided by a Reset, Interrupt, Scan and Clock (RISC) ASIC 152.

Detailed Description Text (23):

The PCI bus is a high performance 32-bit or 64-bit bus with multiplexed address and data lines. The PCI bus provides electrical interconnection between highly integrated peripheral controller components, peripheral add-on devices, and the processor-memory system. A one-slot PCI bus 155 connects to a PCI device 156.0. A three-slot PCI bus connects to three PCI slots 156.1, 156.2 and 156.3. Two controllers are also connected to the second PCI bus 157. These include a SCSI controller 174 and a PCI-TO-EBus/Ethernet controller (PCIO) 158. The SCSI controller 174 provides electrical connection between the motherboard and separate internal and external SCSI buses. The controller also provides for SCSI bus control. The PCIO 158 connects the PCI bus to the EBus. This enables communication between the PCI bus and all miscellaneous I/O functions as well as the connection to slower, on board functions. Thus, the PCIO enables the connection to an Ethernet connection via a Transmit/Receive (Tx/Rx) module 161 and a network device (ND) module 162.

Detailed Description Text (24):

An EBus2159 provides a connection to various I/O devices and internal components. Super I/O 164 is a commercial off-the-shelf component that contains two serial port controllers for keyboard and mouse, an IEEE 1284 parallel port interface and an IDE disk interface. The super I/O drives the various ports directly with some electromagnetic interference filtering on the keyboard and parallel port signals. The alarms module 78 interfaces with the motherboard and provides various alarm functions. The NVRAM/TOD 168 provides non-volatile read only memory and the time of day function. Serial port 170 provides a variety of functions. Modem connection to the serial port 170 enables access to the Internet. Synchronous X.25 modems can be used for telecommunications in Europe. An ASCII text window is accessible through the serial port on non-graphics systems. Low speed printers, button boxes (for computer aided design applications) and devices that function like a mouse are also accessible through the serial port. The serial port includes a serial port controller, line drivers and line receivers. A one-Mbyte flash programmable read only memory (PROM) 172 provides read only memory for the system.

Detailed Description Text (25):

FIG. 9 is a perspective rear view of the system 10 showing the withdrawal and/or insertion of a power supply unit 74 in a non-isolated ground situation. In this example, AC power supply units 74 are shown. It can be seen that the power supply unit 74 is provided with the handle 94. As shown in FIG. 9, the handle 94 is provided with a grip 184, a pivot 182 and a latch 180. To insert the power supply unit 74 it is necessary to slide the power supply unit into the power sub-frame 72

with the grip 184 of the handle 94 slightly raised so that the detent 180 can be received under the top 184 of the power sub-frame 72. As the power supply unit 74 reaches the end of its movement into the power sub-frame 72, connectors (not shown) provided on the power supply unit 74 make connection with a corresponding connector on the power distribution board at the rear of the power sub-frame 72. Also, at this time, the handle can be pushed down into the position shown in FIG. 9. This causes the detent 180 to latch behind the upper portion 184 of the power sub-frame 72. The handle 94 can then be secured in place by tightening the screw 95. The AC power supply unit 74 shown in FIG. 9 has a single power socket 97, whereas the DC power supply units 74 shown in FIG. 6 have two power sockets 96 and 98. Irrespective of whether the arrangement is as shown in FIG. 6 with two DC power sockets 96 and 98, or as shown in FIG. 9 with one AC power socket 97, the configuration of the power socket(s) and the lever 94 is such that the lever cannot be moved, and therefore the power supply unit cannot be released from the power sub-frame 72 and the chassis 11 with a plug 186 of a power cable 188 in place in one of the power sockets 96/97/98. The removal operation is achieved by releasing the screw 95, removing the power plug, and lifting and pulling on the handle 94.

Detailed Description Text (26):

In an isolated ground situation, in order to hot-swap a power supply unit 74, it is merely necessary to remove the two-hole lug 101 with its connecting earth wire 109 from the studs 105, 107 of the power supply unit to be removed, to remove the old power supply unit 74, to replace a new power supply unit 74 and then to reconnect the two-hole lug 101 and connecting earth wire 109 to the studs 105, 107 of the new power supply unit 74. These operations can all be performed with the system under power from the other power supply units 74 and with the two-hole lugs 101 and earth wires 109 in place over the chassis studs 108 and the studs 105, 107 of the other power supply units 74.

Detailed Description Text (27):


The isolated ground situation is not shown in FIGS. 6 and 9. In the non-isolated ground situation shown in FIGS. 6 and 9, hot-swapping of a power supply unit is even easier, as it is merely necessary to remove the selected power supply unit 74 and to replace it with the new power supply unit 74.

Detailed Description Text (32):

FIG. 10C shows the open (front) side 195 (see FIG. 10B) of the power sub-frame. When inserted in the chassis of the system unit, this "front" of the power sub-frame is actually the rear-most side of the power sub-frame when viewed with respect to the system unit. Within the power sub-frame 72, connectors 192A, 192B and 192C for the three power supply units 74A, 74B and 74C, respectively, can be seen. These connectors are mounted on the power distribution board 190 inside the power sub-frame 72. FIG. 10C also shows the flanges 198 with screw holes 199 for securing the power sub-frame to the rear chassis wall. FIG. 10D is a perspective view of the power sub-frame 72, which shows that this in fact forms part of a power sub-assembly 71. Internal walls 200 separate three compartments, each for a respective one of the three power supply units 74. Cables 202 connect standby power and signal lines from the power distribution board 190 to a connector 204 for connection to an alarms module. Cables 206 connect main power and signal lines from the power distribution board 190 to various connectors 208, 210, 212 and 214. FIG. 10E shows the various connector types 192, 204, 208, 210, 212 and 214 and the electrical signal connections thereto.

Detailed Description Text (34):

At the left of FIG. 11, the three connectors 192A, 192B and 192C for the three power supply units 74A, 74B and 74C are shown. For reasons of clarity and convenience only those connections relevant for an understanding of the present invention as shown. For example, as illustrated with respect to FIG. 10E, the connectors 192 have many pins and pass many signals via respective lines. However, as not all of these lines are necessary for an understanding of the present invention, and as it would be confusing to illustrate all of the $\underline{\text{signal}}$ pathways on a diagram, only selected pathways are shown in FIG. 11. It is to be noted from FIG. 10E, that the power supply units output ground, +3V3, +5V, +12V, -12V and +5V standby potentials as well as control signals such as PSU OK, PSU ON, etc. The +5V standby voltage is used for powering the alarm module 78. The other voltages are for powering the motherboard



and other main system components. The various lines could be configured using bus bars, wires, printed circuit or thick film conductors as appropriate.

Detailed Description Text (35):

Firstly, the two-of-three circuit 232 will be explained. This circuit is powered by the +5V standby voltage 231 provided from each of the power supply units 74. Each of the power supply units outputs a PSU OK signal via a pin on its respective connector to a corresponding PSU OK line 230A, 230B and 230C when the power supply unit is operating correctly. Each of these PSU OK lines 230 is connected to the two-of-three circuit 232. This comprises three AND gates 234, 236 and 238,

Detailed Description Text (36):

each for comparing a respective pair of the PSU OK signals. The outputs of the AND gates are supplied to an OR gate 240.

Detailed Description Text (37):

If the output of this OR gate is true, then at least two of the power supply units 74 are operating correctly, and power can be supplied to the motherboard of the computer system. This can be achieved by closing the main power line 245. An output signal 242 could be supplied to a gate 244 (for example a power FET) to enable current to pass to the motherboard and other system components.

Detailed Description Text (38):

Additionally, or alternatively, a power OK <u>signal</u> 246 for controlling some other form of switch mechanism (not shown).

Detailed Description Text (39):

If alternatively the output of the OR gate 242 is false, then this indicates less than two of the power supply units 74 are operative. In this case power is prevented from being passed to the motherboard 40 of the computer system. This can be achieved by interrupting the main power line 245. An output signal 242 could be supplied to a gate 244 (for example a power FET) to prevent current being passed to the motherboard and other system components. Additionally, or alternatively, a power fault signal 246 could be passed to the alarms module and/or for controlling some other form of switch mechanism (not shown).

Detailed Description Text (40):

One-of-three power control is effectively provided by the alarms module 78 to be described later. However, with reference to FIG. 11, input A/B signals 268 and output sense signals 270 are passed to the alarms module for standby operation, and control signals 272 could be returned for turning off of a power supply unit, if required.

Detailed Description Text (42):

Thus, as shown in FIG. 11, each of the main power lines (e.g., +12V) 250A, 250B and 250C from the power supply units 74A, 74B and 74C, respectively is connected to form a common power supply line 254. An overcurrent detector 258 detects a current in excess of 2*Imax. If such a current is detected (for example as a result of a fault represented by the box 266), then a signal 261 is provided to the connectors 192,A, 192B and 192C for shutting down the power supplies 74A, 74B and 74C, respectively. Also, a signal 262 is passed to a switchable shunt 260 (e.g., a silicon controlled rectifier (SCR), a Metal Oxide Semiconductor Field Effect Transistor (MOSFET), an Insulated Gate Bipolar Transistor (IGBP), etc) to shunt the power supply line 254 to ground. This will cause any energy stored in the power supplies and also in the system (for example as represented by the capacitor 264) to drain to ground, thus protecting the system.

<u>Detailed Description Text</u> (43):

The use of the two-of-three circuit described above means that redundant power supply operation is provided in that the system can remain powered even if one of the three power supply units fails. As only two-of-three power supply units are needed to power the system the third power supply unit can be hot swapped while the other two power supply units power the system.

Detailed Description Text (46):



The alarms sub-system comprises a logic device 280 which receives inputs 298 from the EBus, inputs 286 from the fans, input 290 from general purpose events, input 270 from the power supply unit output rails and inputs 268 from the A and B power inlets. The logic circuit samples, or multiplexes, the inputs to the microcontroller 296 in response to multiplex signals from the microcontroller 296. The microcontroller 296 processes the sampled (multiplexed) inputs. The microcontroller 296 provides power control signals 272 for controlling the power supply units, and alarm outputs for the output of alarm signals. The microcontroller 296 also outputs power supply unit status signals 304 and fault signals 306. The micro controller 296 can further output a system reset signal 310, when required. Alarm signals to be passed to a remote location can pass via a remote serial connection 112. Diagnostic and remote control signals can be passed from the network via the serial connection 112 to the microcontroller 296. Control signals can thus be provided via the remote serial connection over the network for powering on and powering off the system. Examples of other commands that can be sent to the microcontroller via the remote serial connection 112 are to turn alarms off, to reset the monitoring of all failures, to display the status of all fans, power supply units, alarms and fault Light Emitting Diodes (LEDs), to display an event log, etc.

Detailed Description Text (49):

For convenience, tacho (speed) signals from the fans pass via the alarms control module 66. The speed signals are not processed by the fan control module, but are instead forwarded via tacho sense 326 to the power distribution board 190. The power distribution board then routes the tacho sense signals to the alarms module 78 to form the signals 286 shown in FIG. 13. This routing is convenient as it enables simpler wiring looms to be used. Also, when replacing a fan unit, the maintenance engineer only needs to remove a single bundle of wires from the fan to the fan control module 66, rather than having to locate a number of different connectors connected to the fan. The fan control module thus has four fan connectors, each for receiving a connector connected to a bundle of wiring from a respective fan, plus a further connector for receiving a connector with a bundle of wires from the power distribution board.

Detailed Description Text (50):

As shown in FIG. 14, each half 66A/66B of the fan control module receives respective power lines 324A/B from the power distribution board. Each half of the fan control module includes electrical noise isolation circuitry 340A/B. This electrical noise isolation circuitry 325 A/B, which can be of conventional construction, prevents dirty power signals on the lines 320A/B caused by electrical noise from the fans being passed back along the power lines 324A/B and potentially contaminating the otherwise clean power supply to the electronics of the system unit (e.g., the components on the SCSI bus. The provision of clean power supply signals in a telco application is important in order to ensure reliability of operation. Although in the present example the noise isolation circuitry is located in the fan control module, it could be located elsewhere as long as it is effective to isolate the main power lines from fan-related electrical noise.

Detailed Description Text (51):

As further shown in FIG. 14, each side 66A/B of the fan control module comprises control logic 342A/B which receives a temperature signal from a temperature sensor 344 and adjusts the speed of the fans by adjusting the voltage supplied thereto in accordance with pre-programmed parameters in order to provide a desired degree of cooling. The control logic 342A/B can be implemented by an ASIC, a programmable logic array, or any other appropriate programmable logic. Alternatively, it could be implemented by software running on a microcontroller or microprocessor module.

<u>Detailed Description Text</u> (52):

It should be noted that the fan control module could be implemented in a unitary manner, rather than being divided into two halves. Although in the present instance the fan control module is preferably configured on a single circuit board, this need not be the case. Also, although the temperature sensor is also mounted on the same circuit board, it could be mounted elsewhere. Moreover, although it is preferred that a single temperature sensor is used, with the advantage that the fan speeds of the respective fans can be ramped up in parallel in a controlled manner, more than one temperature sensor could be used. Ideally, in this case they would be located



close together and control of the individual fans could be dependent on individual <u>signals</u> but would more preferably be dependent on a function of some or all of the temperature <u>signals</u>. As a further feature, the control logic could be provided with different sets of programmed parameters depending on the number of processors present and could be responsive to the number of processors present.

Generate Collection Print

L5: Entry 10 of 79

File: USPT

Apr 1, 2003

US-PAT-NO: 6542997

DOCUMENT-IDENTIFIER: US 6542997 B1

TITLE: Powering computer systems

DATE-ISSUED: April 1, 2003

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Rolls; Jeremy B.	Wimbledon			GB
Bushue; Michael J.	Belmont	CA		
Rumney; Gary S.	Leighton Buzzard			GB
Jones; Rhod J.	Crowthorne			GB
Liddell; David C.	Gosforth			GB
Heffernan: Peter	Chandlers Ford			GB

ASSIGNEE-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY TYPE CODE

Sun Microsystems, Inc. Santa Clara CA 02

APPL-NO: 09/ 415766 [PALM]
DATE FILED: October 8, 1999

INT-CL: [07] $\underline{G06}$ \underline{F} $\underline{1/26}$, $\underline{G06}$ \underline{F} $\underline{1/28}$, $\underline{G06}$ \underline{F} $\underline{1/30}$

US-CL-ISSUED: 713/324; 713/300, 713/320, 713/324, 713/340

US-CL-CURRENT: 713/324; 713/300, 713/320, 713/340

FIELD-OF-SEARCH: 713/324, 713/340, 713/320, 713/300, 363/65, 361/683, 307/64

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

Search Selected Search ALL

	PAT-NO	ISSUE-DATE	PATENTEE-NAME	US-CL
	3983554	September 1976	Goode	340/502
	<u>4698738</u>	October 1987	Miller et al.	363/65
	4729086	March 1988	Lethellier	307/53
	5726866	March 1998	Allen	361/683
П	6233692	Mav 2001	Villanueva	709/217

ART-UNIT: 2185

PRIMARY-EXAMINER: Lee; Thomas

ASSISTANT-EXAMINER: Nguyen; Thong-Thai T

ATTY-AGENT-FIRM: Meyertons, Hood, Kivlin, Kowert, & Goetzel, P.C. Kivlin; B. Noel

ABSTRACT:

A computer system includes a chassis with a single motherboard supporting at least one processor module. A power sub-system receives three power supply units and distributes power within the computer system. Each of the three power supplies has a power rating such that two of the three power supplies are sufficient to power the computer system. The combination of such a single-motherboard-based design with a redundant three-power supply sub-system provides reliability of operation in a cost-effective manner. The power sub-system includes a power distribution board with power distribution logic operable to distribute power from the power supply units for powering the processor module. The power distribution logic is operable to interrupt power for powering the processor module when two of the power supply units fail or are not present. An alarm sub-system is provided for reporting power supply faults.

17 Claims, 20 Drawing figures

Generate Collection Print

L5: Entry 19 of 79

File: USPT

Sep 17, 2002

US-PAT-NO: 6452794

DOCUMENT-IDENTIFIER: US 6452794 B1

** See image for Certificate of Correction **

TITLE: Grounding computer systems

DATE-ISSUED: September 17, 2002

INVENTOR-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY

Rumney; Gary S. Leighton Buzzard GB

ASSIGNEE-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY TYPE CODE

Sun Microsystems, Inc. Palo Alto CA 02

APPL-NO: 09/ 415110 [PALM]
DATE FILED: October 8, 1999

INT-CL: [07] $\underline{G06}$ \underline{F} $\underline{1/16}$

US-CL-ISSUED: 361/686; 361/753, 323/259 US-CL-CURRENT: 361/686; 323/259, 361/753

FIELD-OF-SEARCH: 361/679, 361/753, 361/799, 361/784, 361/785, 361/794, 361/795, 361/686, 174/51, 307/150, 333/104, 333/116, 333/123, 333/124, 333/160, 333/161, 333/206, 333/238, 333/247, 333/246, 439/63, 439/578, 439/581, 439/607, 439/608,

439/944, 364/240, 364/240.1-240.7, 323/259

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

Search Selected Search ALL

	PAT-NO	ISSUE-DATE	PATENTEE-NAME	US-CL
	5689180	November 1997	Carlson	323/359
П	5971804	October 1999	Gallagher et al.	439/581

ART-UNIT: 2835

PRIMARY-EXAMINER: Schuberg; Darren ASSISTANT-EXAMINER: Chang; Yean-Hsi

ATTY-AGENT-FIRM: Conley, Rose & Tayon, PC Kivlin; B. Noel

ABSTRACT:

A computer system includes a chassis, electronic circuitry, a plurality of removable power supply units, and a power distribution mechanism to which the power supply units are connectable. The chassis includes at least one connector for effecting a connection to a first, chassis, ground potential. The electrical circuitry is connected to a second, logic, ground potential. Each of the power supply units is provided with a separate removable grounding plate for selectively coupling chassis ground to logic ground. The use of a power distribution mechanism with a plurality of removable power supply units enables redundancy for the power supply units, whereby the system can remain powered when one of the power supply units fail. The use of the grounding plates for each of the power supply units enables reliable connection of the electrical and chassis grounds can be effected, even when one of the power supply units and/or its connecting cable is faulty. When it is desired to isolate the electrical and chassis grounds, then all of the grounding plates can be removed.

33 Claims, 20 Drawing figures

Generate Collection Print

L5: Entry 21 of 79

File: USPT

Jun 18, 2002

DOCUMENT-IDENTIFIER: US 6408343 B1

TITLE: Apparatus and method for failover detection

Abstract Text (1):

A device and method for a peripheral adapter of a dual SCSI bus enclosure is described. An adapter can operate alone or in pairs to provide different modes of operation, including simplex, duplex, and cluster. When used in pairs, two adapters interconnect internally to the enclosure through internal cross-coupling bus repeaters that can be selectively enabled or disabled. The adapters are hot-swappable and have the ability to automatically self configure. In the cluster mode, the adapter supports failover capability from a master adapter to a redundant adapter.

Brief Summary Text (4):

SCSI (small computer systems interface) is a commonly used parallel I/O (input/output) system for computers. Computers can be interconnected with peripherals or modules along a SCSI bus or SCSI channel. A common interconnection arrangement is a daisy chain, where the bus extends out of one module into the next peripheral. The number of modules on a SCSI channel is bound by a fixed upper limit (e.g., 8 or 16, including the host computer). Although ANSI (American National Standards Institute) standards documents exist for SCSI, many variations are possible and proprietary adaptations are common. For example, a SCSI-1 bus is a 50 conductor, single ended, parallel bus; a SCSI-2 bus is an extension of SCSI-1 to 68 conductors; and SCSI-3 is a faster, low voltage differential version of SCSI-2. SCSI requires termination at the ends of the bus, and the terminations may be either active or passive and may be either internal or external to the peripheral. Finally, a variety of SCSI connectors can be used.

Brief Summary Text (5):

FIG. 1 illustrates a computer system and various peripheral devices interconnected by a single SCSI I/O bus. A computer 100 includes two internal SCSI devices 102 and 104. The internal devices 102 and 104 might be, for example, a disk drive and a backup tape drive. Two external devices 106 and 108 are also connected to the SCSI bus. The external SCSI devices might be, for example, a printer and a scanner. In general, the SCSI bus system may have more or fewer devices. In the SCSI system illustrated in FIG. 1, the internal device 102 must provide a bus termination impedance. The internal devices 102 and 104 are typically connected by a ribbon cable with a single connector (for example, 110) for each device. The external devices 106 and 108 are typically connected by a series of double ended cables. A first cable connects a connector 112 on the computer 100 to the external device 106. A second cable connects the external device 106 to the external device 108. The external device 108 has an open connector 114 (no cable attached) that may be terminated with an external terminator plug 116 (mandatory for Plug and Play SCSI) or may be terminated internally to the device 108. The total length of a SCSI bus to a final termination must be less than a predetermined limit so as to ensure signal integrity along the entire bus.

Brief Summary Text (17):

The configurations of FIGS. 2-4 illustrate several problems that the present invention is capable of solving. First, there is wasteful redundancy of processing capability and SCSI addressing space. The adapter board 250 contains two active SEPs, regardless of whether both are needed. Only the duplex configuration of FIG. 3

http

requires that the SEPs 252 and 254 operate independently. In the other configurations, the second SEP 254 is not utilized to enhance the availability, fault-tolerance, or robustness of the enclosure processing capability. In particular, failover from an active SEP to a standby SEP is not possible. Furthermore, the second SEP 254 occupies one SCSI address that is therefore unavailable for use by a productive module or peripheral. A second problem is that hot-swapping of an SEP is not possible, because both SEPs are physically mounted on the same board. Instead, operation of the system must be halted in order to remove and replace an SEP or adapter board. A third problem is that setting up the adapter board 250 in different configurations requires operator intervention and external SCSI bus jumpers, which disadvantageously add to the total bus length. A fourth problem occurs in the cluster configuration of FIG. 4 when either the jumper cable 302 or one of the computers 300 or 306 becomes disconnected, resulting in an end of the bus, as seen by the remaining computer, being unterminated and therefore unusable. The present invention can be utilized to solve these and other problems.

Brief Summary Text (19):

The present invention is a device and method for a peripheral adapter that can be efficiently configured to different modes of operation, including simplex, duplex, and cluster. In one form, the present invention is an adapter containing master components and/or redundant components. The adapter can be utilized in an enclosure alone or in pairs. In pairs, the adapters interconnect internally to the enclosure through internal bus repeaters. The adapter(s) automatically self configure and are <a href="https://doi.org/10.1001/journal.org/10.10

Detailed Description Text (3):


In FIG. 5, the enclosure 400 is attachable to the outside world through an adapter 450 at a single external host connector 451. The adapter 450 contains a single SEP 452 and two peripheral connectors 453 and 455 that are internal to the enclosure, linking the adapter 450 to the two SCSI buses 420 and 440, respectively. All connectors (451, 453, and 455) support hot plug-in and unplugging (i.e., engagement and disengagement to/from the connectors while power is applied), according to well known practices in the art. The adapter 450 also contains two SCSI repeators -- a host or external connection repeater 456 near the external host connector 451 and a peripheral or internal cross-coupling repeater 459 near the internal peripheral connector 455. The internal peripheral connectors 453 and 455 are linked to the other components of the adapter 450. For instance, the internal peripheral connector 453 is linked to the SEP 452 and the external host repeater 456 by direct electrical connections. The internal peripheral connector 455 is linked to the same other components through the cross coupling repeater 459, which may be enabled or disabled. We say that the cross coupling repeater 459 provides a link even when the repeater is disabled, because a connection can always be realized by simply enabling the repeater 459. Depending upon whether a second adapter is present in the enclosure 400 and the settings of the adapters' repeaters and SEPs, the two SCSI bus systems of enclosure 400 can be utilized in a simplex, duplex, or cluster configuration, as will next be described.

Detailed Description Text (10):

Another mechanism for detecting failure is receipt of an interrupt signal by the second SEP 472. The interrupt may originate from any source, including the first SEP 452, the host computer 300 or 306, or other hardware. In response to the interrupt signal, the second SEP 472 initiates processing to assume active status with the identity of the failed first SEP 452. Programing instructions that perform this processing may be stored as an interrupt procedure in memory associated with the second SEP 452. The memory may be internal to the second SEP 452 or external (not shown in the figures).

Detailed Description Text (11):

Failure detection by receipt of an interrupt <u>signal</u> and failure detection by a periodic communications scheme may operate together. The same interrupt procedure can perform processing in response to either detection mechanism. In the case of failure detection by receipt of an interrupt signal, the call to the interrupt



Detailed Description Text (12):

The fail over capability enables hot-swapping of a master adapter. Hot-swapping is removal and insertion of computer hardware without powering down the computer hardware or associated equipment. Hot-swapping allows computer equipment to be repaired, tested in isolation, and upgraded without disabling operation of the system and thereby decreasing availability. Hot-swapping of a critical piece of equipment is possible only when the system provides separable redundancy in that equipment. In addition, the equipment must be designed with the physically capability of removal and insertion while power is applied, according to well known practices in the art (e.g., connection of ground conductors, power conductor, then signal conductors in that order). Further, some mechanism for activity transition between redundant units during hot-swapping must be provided. The failover process of the present invention serves this purpose.

Other mechanisms for failure detection may be likewise combined in concert.

Detailed Description Text (13):

Failover, as described above, allows hot-swapping of the first adapter 450. Removal of the first adapter 450 causes a failure of the first SEP 452. This failure may manifest itself as loss of communication in a periodic ping scheme, or removal may trigger a SCSI reset signal that can be hardwired into an interrupt input of the second SEP 472. Generation of a suitable SCSI reset signal is described in commonly assigned patent application Ser. No. 09/272,798, entitled "State Activating One Shot with Extended Pulse Timing for Hot-Swap Applications," and hereby incorporated by reference. Alternatively, removal may trigger an analog hardwired signal. In any case, the second SEP 472 detects the failure and activates itself while performing other necessary adjustments to the adapter 470, such as enabling the internal cross-coupling repeater 479. Insertion of the first adapter 450 back into the enclosure 404 causes the first adapter 450 to self configure (as described below), which would result in disabling cross-coupling repeater 459 and setting SEP 452 into a standby mode.

Detailed Description Text (14):

Self configuration also allows hot-swapping of an adapter in the standby state. Consider, for example, hot-swapping of the adapter 470 in the initial configuration of FIG. 7. In that case, SEP failover is not necessary. The adapter 470 is simply removed, and, after reinsertion, it automatically configures itself back into the same condition by enabling the external connection repeater 476, disabling the internal cross-coupling repeater 479 and setting the SEP 472 into a standby mode.

Detailed Description Text (15):

Automatic configuration of the first adapter 450, for example, is possible with knowledge of (1) whether the second adapter 470 is plugged in the enclosure 404 and (2) whether clustering is enabled or disabled. The presence of the second adapter 470 in the enclosure 404 may be sensed in any number of ways within the skill of an ordinary engineer in the art. For instance, presence of a second adapter in the enclosure can close a simple conduction pathway to create a signal line to the first adapter. Clustering can be enabled or disabled by a mechanical switch setting, such as a DIP (dual in-line package) switch, on the adapter 450. Alternatively, SCSI commands or host computer commands can communicate these two pieces of information to the adapter 450.

CLAIMS:

8. The adapter of claim 3 wherein the adapter is hot-swappable.

Generate Collection Print

L5: Entry 21 of 79

File: USPT

Jun 18, 2002

US-PAT-NO: 6408343

DOCUMENT-IDENTIFIER: US 6408343 B1

TITLE: Apparatus and method for failover detection

DATE-ISSUED: June 18, 2002

INVENTOR-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY

Erickson; Michael J. Loveland CO
Zilavy; Daniel V. Ft. Collins CO
Strunk; Glenn W. Ft. Collins CO

ASSIGNEE-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY TYPE CODE

Hewlett-Packard Company Palo Alto CA 02

APPL-NO: 09/ 274385 [PALM]
DATE FILED: March 29, 1999

INT-CL: [07] G06 F 13/14, G06 F 13/20

US-CL-ISSUED: 710/15; 710/18, 714/11, 714/25, 714/40, 714/44 US-CL-CURRENT: 710/15; 710/18, 714/11, 714/25, 714/40, 714/44

FIELD-OF-SEARCH: 710/15, 710/18, 714/44, 714/40, 714/25, 714/11

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

Search Selected Search ALL

PAT-NO	ISSUE-DATE	PATENTEE-NAME	US-CL
5574726	November 1996	Chan et al.	370/85.3
5586250	December 1996	Carbonneau et al.	395/183.2
6003075	December 1999	Arendt et al.	709/221
H1882	October 2000	Asthana et al.	370/503

OTHER PUBLICATIONS

IBM TDB, `Fault Telerant Architecture for Communication Adapters and Systems`, vol. 35, Issue 7, pp. 300-303, Dec./1992.*
IBM TDB, `Keep Alive Redundancy and Back-Up for T3 and E3/E2/J2 Lines`, vol. 38, Issue 1, pp. 551-552, Jan.-1995.

ART-UNIT: 2182

PRIMARY-EXAMINER: Gaffin; Jeffrey

ASSISTANT-EXAMINER: Perveen; Rehana

ABSTRACT:

A device and method for a peripheral adapter of a dual SCSI bus enclosure is described. An adapter can operate alone or in pairs to provide different modes of operation, including simplex, duplex, and cluster. When used in pairs, two adapters interconnect internally to the enclosure through internal cross-coupling bus repeaters that can be selectively enabled or disabled. The adapters are <a href="https://hotspace.org

18 Claims, 9 Drawing figures

Generate Collection Print

L9: Entry 1 of 6

File: USPT

Jul 1, 2003

DOCUMENT-IDENTIFIER: US 6587908 B2

TITLE: Processor design with improved condition sensing

Abstract Text (1):

An invention is disclosed for providing a signal indicating whether a processor is installed and providing improved voltage regulation. A contact is selected and isolated from an array of ground contacts and is further coupled with circuit for generating an INSTALL signal. A capacitor and pull up resistor coupled to a supply voltage, ground and the isolated contact form a signal line at a common node such that a circuit to ground is completed through the processor and the isolated contact when the processor is plugged in and a direct signal indication of the presence or absence of the processor is provided. Voltage sense lines of a Voltage Regulation Module (VRM) are coupled directly to processor contacts isolated from an existing voltage supply contacts coupled to the supply plane of a supply voltage within the circuit board providing improved regulation without adversely affecting power supply current capacity considerations.

<u>Current US Cross Reference Classification</u> (4): 710/301

Generate Collection Print

L9: Entry 1 of 6

File: USPT

Jul 1, 2003

US-PAT-NO: 6587908

DOCUMENT-IDENTIFIER: US 6587908 B2

TITLE: Processor design with improved condition sensing

DATE-ISSUED: July 1, 2003

INVENTOR-INFORMATION:

NAME

CITY STATE ZIP CODE COUNTRY

Sanders; Michael C. Spring TX

ASSIGNEE-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY TYPE CODE

Hewlett-Packard Development Company, Houston TX 02

L.P.

APPL-NO: 10/ 224842 [PALM]
DATE FILED: August 21, 2002

PARENT-CASE:

CROSS-REFERENCE TO RELATED APPLICATIONS This application is a continuation of U.S. application Ser. No. 09/881,423, filed Jun. 14, 2001, now U.S. Pat. No. 6,502,153, issued on Dec. 31, 2002, which is a continuation of U.S. application Ser. No. 09/249,184, filed Feb. 12, 1999, now U.S. Pat. No. 6,263,386, issued Jul. 17, 2001.

INT-CL: [07] G06 F 13/00, H05 K 7/10

US-CL-ISSUED: 710/300; 710/301, 361/785, 361/809, 439/55 US-CL-CURRENT: 710/300; 361/785, 361/809, 439/55, 710/301

FIELD-OF-SEARCH: 710/300-302, 712/32, 361/763, 361/764, 361/748, 361/736, 361/794, 361/785, 361/807, 361/809, 257/734, 257/700, 333/247, 713/300, 439/101, 439/55, 439/68, 439/75

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

Search Selected

Search ALL

PAT-NO	ISSUE-DATE	PATENTEE-NAME	US-CL
4084869	April 1978	Yen	339/17CF
5244397	September 1993	Anhalt	
5384692	January 1995	Jaff	361/807
5432505	July 1995	Wise	
5442520	August 1995	Kemp et al.	361/785
5587887	December 1996	Price et al.	
5590363	December 1996	Lunsford et al.	395/800
5779502	July 1998	Daftari et al.	439/620
5825630	October 1998	Taylor et al.	360/790
5832294	November 1998	Reinschmidt	395/800.32
6084779	July 2000	Fang	
6108731	August 2000	Suzuki et al.	710/102
6150895	November 2000	Steigerwald et al.	
6359341	March 2002	Huang et al.	

ART-UNIT: 2181

PRIMARY-EXAMINER: Ray; Gopal C.

ABSTRACT:

An invention is disclosed for providing a signal indicating whether a processor is installed and providing improved voltage regulation. A contact is selected and isolated from an array of ground contacts and is further coupled with circuit for generating an INSTALL signal. A capacitor and pull up resistor coupled to a supply voltage, ground and the isolated contact form a signal line at a common node such that a circuit to ground is completed through the processor and the isolated contact when the processor is plugged in and a direct signal indication of the presence or absence of the processor is provided. Voltage sense lines of a Voltage Regulation Module (VRM) are coupled directly to processor contacts isolated from an existing voltage supply contacts coupled to the supply plane of a supply voltage within the circuit board providing improved regulation without adversely affecting power supply current capacity considerations.

22 Claims, 5 Drawing figures

Generate Collection Print

L9: Entry 5 of 6

File: USPT

Mar 23, 1999

DOCUMENT-IDENTIFIER: US 5886431 A

TITLE: Circuit and method of operation to control in-rush current from a power

supply to peripheral devices in an information system

Abstract Text (1):

This apparatus and method controls and limits the flow of in-rush current to a peripheral device coupled to a main power supply unit through a power bus and a ground bus. The apparatus and method essentially isolate and limit in-rush current flow to a capacitive load until operational current flow occurs to the peripheral device. A switching device is coupled to the power bus and the ground bus through a load. A resistive device is coupled to the power bus and the ground bus through the load. A control circuit is connected to the switching device. During initial start-up or "hot plugging" of the device, the control circuit turns "off" the switching device causing the load to be charged from the power bus through the resistive device until a predetermined condition occurs whereupon the switching circuit is turned "on" to bypass the resistive device and connect the load and the peripheral device to the power bus. Optionally, a uni-directional device may be connected between the power bus and the load to serve as a fail-charge/discharge path to the device in the event the switching device and/or the control circuit should fail. The apparatus and method provide current limiting at power up without requiring the switching component to handle all operational current at all times. Further the apparatus and method allow operation of the device should the switching and/or the control circuit fail.

<u>Current US Cross Reference Classification</u> (4): 710/302

Generate Collection Print

L9: Entry 5 of 6

File: USPT

Mar 23, 1999

US-PAT-NO: 5886431

DOCUMENT-IDENTIFIER: US 5886431 A

TITLE: Circuit and method of operation to control in-rush current from a power

supply to peripheral devices in an information system

DATE-ISSUED: March 23, 1999

INVENTOR - INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY

Rutigliano; Jeffrey Paul Raleigh NC

ASSIGNEE-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY TYPE CODE

International Business Machines Armonk NY 02

Corporation

APPL-NO: 08/ 935781 [PALM]
DATE FILED: September 23, 1997

INT-CL: [06] H02 H 9/02

US-CL-ISSUED: 307/131; 323/908, 361/58, 395/283, 439/924.1 US-CL-CURRENT: 307/131; 323/908, 361/58, 439/924.1, 710/302

FIELD-OF-SEARCH: 307/119, 307/116, 307/146, 307/131, 361/58, 361/9, 395/283,


323/908, 439/924.1

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

Search Selected

Search ALL



PAT-NO	ISSUE-DATE	PATENTEE-NAME	US-CL
5032968	July 1991	Mikami et al.	363/37
5087871	February 1992	Losel	323/908
5187653	February 1993	Lorenz	363/89
5210855	May 1993	Bartol	395/500
5268592	December 1993	Bellamy et al.	307/43
5272584	December 1993	Austruy et al.	361/58
5376831	December 1994	Chen	327/379
5383081	January 1995	Nishikawa	361/58
5432916	July 1995	Hahn et al.	395/283
5473499	December 1995	Weir	361/58
5572395	November 1996	Rasums et al.	361/9
567.5467	October 1997	Nishimura et al.	361/58

OTHER PUBLICATIONS

IBM Technical Disclosure Bulletin, vol.34, No. 8, Jan. 1992, pp.52-54, entitled "Power supply Inrush Current-Limiting Circuit".

IBM Technical Disclosure Bulletin, vol. 36, No. 10, Oct. 1993, pp.335-340, entitled "Secondary Power Distribution Source for Point-of Sale Systems".

IBM Technical Disclosure Bulletin, vol. 32, No. 9B, Feb. 1990, pp.424-429, entitled "Hot-Plug Protection Circuit".

IBM Technical Disclosure Bulletin, vol. 24, No. 3, Aug. 1981, pp.1441-1442, entitled "Buck Converter with Switch Referenced to Ground".

IBM Technical Disclosure Bulletin, vol. 25, No. 2, Jul. 1982, p.470, entitled "Power Supply Inrush Current Limiter/Clamp Circuit".

ART-UNIT: 286

PRIMARY-EXAMINER: Paladini; Albert W.

ATTY-AGENT-FIRM: Flynn; John D. Morgan & Finnegan

ABSTRACT:

This apparatus and method controls and limits the flow of in-rush current to a peripheral device coupled to a main power supply unit through a power bus and a ground bus. The apparatus and method essentially isolate and limit in-rush current flow to a capacitive load until operational current flow occurs to the peripheral device. A switching device is coupled to the power bus and the ground bus through a load. A resistive device is coupled to the power bus and the ground bus through the load. A control circuit is connected to the switching device. During initial start-up or "hot plugging" of the device, the control circuit turns "off" the switching device causing the load to be charged from the power bus through the resistive device until a predetermined condition occurs whereupon the switching circuit is turned "on" to bypass the resistive device and connect the load and the peripheral device to the power bus. Optionally, a uni-directional device may be connected between the power bus and the load to serve as a fail-charge/discharge path to the device in the event the switching device and/or the control circuit should fail. The apparatus and method provide current limiting at power up without requiring the switching component to handle all operational current at all times. Further the apparatus and method allow operation of the device should the switching and/or the control circuit fail.

디민정

Abstract Text - ABTX (1):

This apparatus and method controls and limits the flow of in-rush current to a peripheral device coupled to a main power supply unit through a power bus and a ground bus. The apparatus and method essentially isolate and limit in-rush current flow to a capacitive load until operational current flow occurs to the peripheral device. A switching device is coupled to the power bus and the ground bus through a load. A resistive device is coupled to the power bus and the ground bus through the load. A control circuit is connected to the switching device. During initial start-up or "hot plugging" of the device, the control circuit turns "off" the switching device causing the load to be charged from the power bus through the resistive device until a predetermined condition occurs whereupon the switching circuit is turned "on" to bypass the resistive device and connect the load and the peripheral device to the power bus. Optionally, a uni-directional device may be connected between the power bus and the load to serve as a fail-charge/discharge path to the device in the event the switching device and/or the control circuit should fail. The apparatus and method provide current limiting at power up without requiring the switching component to handle all operational current at all times. Further the apparatus and method allow operation of the device should the switching and/or the control circuit fail.

Brief Summary Text - BSTX (15):

These and other objects, features and advantages are achieved in a circuit and method which controls and limits the flow of in-rush current to a peripheral device coupled to a main power supply through a power bus and a ground bus. The circuit and method essentially isolate and limit in-rush current flow to a capacitor load of a peripheral device until the voltage across the load approaches voltage across the power supply. A switching device

United States Patent [19]

Rutigliano

[11] Patent Number:

5,886,431

[45] Date of Patent:

Mar. 23, 1999

[54] CIRCUIT AND METHOD OF OPERATION TO CONTROL IN-RUSH CURRENT FROM A POWER SUPPLY TO PERIPHERAL DEVICES IN AN INFORMATION SYSTEM

[75] Inventor: Jeffrey Paul Rutigliano, Raleigh, N.C.

[73] Assignee: International Business Machines Corporation, Armonk, N.Y.

[21] Appl. No.: 935,781

[56]

[22] Filed: Sep. 23, 1997

References Cited

U.S. PATENT DOCUMENTS

5,03	2,968	7/1991	Mikami et al
5.0£	7,871	2/1992	Losel
5,18	7,653	2/1993	Lorenz
5,21	0,855	5/1993	Bartol
5,20	8,592	12/1993	Bellamy et al
5.27	2.584		Austruy et al 361/58
5,37	6,831		Chen
5.38	130.08	1/1995	Nishikawa
5.43	2,916	7/1995	Hahn et al 395/283
5,47	3,499	12/1995	Weir 361/58
5,57	72,395	11/1996	Resums et al
	5,467	10/1997	Nishimurs et al

OTHER PUBLICATIONS

IBM Technical Disclosure Bulletin, vol.34, No. 8, Jan. 1992, pp.52-54, entitled "Power supply Inrush Current-Limiting Circuit".

IBM Technical Disclosure Bulletin, vol. 36, No. 10, Oct. 1993, pp.335-340, entitled "Secondary Power Distribution Source for Point-of Sale Systems".

IBM Technical Disclosure Bulletin, vol. 32, No. 9B, Feb. 1990, pp.424-429, entitled "Hot-Plug Protection Circuit".

IBM Technical Disclosure Builetin, vol. 24, No. 3, Aug. 1981, pp.1441-1442, entitled "Buck Converter with Switch Referenced to Ground".

IBM Technical Disclosure Bulletin, vol. 25, No. 2, Jul. 1982, p.470, entitled "Power Supply Inrush Current Limitet/ Clamp Circuit".

Primary Examiner—Albert W. Paladini
Attorney, Agent, or Firm—John D. Flynn; Morgan &
Finnegan

[57] ABSTRACT

This apparatus and method controls and limits the flow of in-rush current to a peripheral device coupled to a main power supply unit through a power bus and a ground bus. The apparatus and method essentially isolate and limit in-rush current flow to a capacitive load until operational current flow occurs to the peripheral device. A switching device is coupled to the power bus and the ground bus through a load. A resistive device is coupled to the power bus and the ground bus through the load. A centrol circuit is connected to the switching device. During initial start-up or "hot plugging" of the device, the control circuit turns "off" the switching device causing the load to be charged from the power bus through the resistive device until a predetermined condition occurs whereupon the switching circuit is turned "on" to bypasa the resistive device and connect the load and the peripheral device to the power bus. Optionally, a unidirectional device may be connected between the power bus and the load to serve as a fail-charge/discharge path to the device in the event the switching device and/or the control circuit should fail. The apparatus and method provide current limiting at power up without requiring the switching component to handle all operational current at all times. Further the apparatus and method allow operation of the device should the switching and/or the control circuit fail.

9 Claims, 2 Drawing Sheets

US-PAT-NO:

5210855

DOCUMENT-IDENTIFIER:

閎

一中国中国国际的

(4)

US 5210855 A

TITLE:

System for computer peripheral bus for allowing hot extraction on insertion without disrupting adjacent

devices

----- KWIC -----

Detailed Description Text - DETX (16):

The solution has been found to be sequentially connecting the grounds, power and data lines for controller cards exhibiting the delay of 0.015 sec. as indicated in the discussion for FIG. 4B. Thus as shown in FIGS. 4A and 4B, TO: would correspond to the ground interconnection; T1: the application of voltage from the bus; T1+0.015 sec. would correspond to voltage regulation to within 10% of nominal value; T2: would correspond to voltage regulation to within 1% of nominal value; and the interval T2-T1 would preferably be 0.090 sec. or approximately 6 times the 0.015 sec. interval. This is most easily implemented electronically by placing logic transmission gates or other suitable switches at all of the control circuit data line connections and delaying the enabling of those transmission gates until the voltage regulator has reached its steady state value and assumed a high impedance level. A time delay device controlling the switches would have to work properly during the entire power up operation, which could be to either the 10% or 1% nominal values. However, considerable real estate on the controller circuit board would be required to implement this solution. It may also cause difficulty in identifying and isolating the fault source in fault tolerant designs. A considerably simpler solution has been achieved by the careful utilization of the differential length connectors of the type used to implement normal hot plugging of peripheral devices with a fault tolerant bus.

Generate Collection

Print

L2: Entry 4 of 47

File: USPT

Aug 13, 2002

DOCUMENT-IDENTIFIER: US 6434652 B1

TITLE: Hot plug subsystem for processor based electrical machine

Detailed Description Text (5):

When the Card 2 is plugged into the Socket 3 or removed from the Socket 3, the Controller 9 makes sure that even though the box is in full operational mode, the insertion or removal does not cause a deleterious effect on the box. For purposes of discussion, the signal bus is shown as two sections: namely, Box Signal Bus B and Card Signal Bus A. The Box Signal Bus B is coupled to Processor Base Subsystem 11 while Card Signal Bus A is coupled to Card Connector Socket 3. A similar structure is assigned to the power bus. In particular, the Box Power Bus D is connected to the Power Source 12 and the Card Power Bus C is connected to the Card Socket 3. The Hot Plug Sub-System 16 includes Card Bus Switch 4 coupled to the Box Signal Bus B and the Card Signal Bus A. The Card Bus Switch 4 provides the means of connecting and disconnecting the Card Signal Bus A to the Box Signal Bus B. When Card 2 is fully inserted in Card Connector Socket 3, the electrical continuity is maintained between the card, the Card Signal Bus A and the Box Signal Bus B if the card bus switch is in the closed state. If the switch is in the open state, there is electrical discontinuity between the Box Bus Signal B and the Card Signal Bus A. Preferably, the Card Bus Switch 4 should be of the type that has low on resistance without introducing propagation delay or additional ground bounce noise. Also, the switch may include a series termination resistor to reduce reflection in certain high speed applications. The prior art has several switches which can be selected for use. For example, Bus Switches QS32X2384 and QS32X2384, manufactured by QUALITY SEMICONDUCTOR, INC. are suitable candidates. The QS32X2384 includes internal 25 Ohm series termination resistors to reduce reflection noise in high speed application.

US Reference Patent Number (5): 5210855

Generate Collection Print

L2: Entry 11 of 47

File: USPT

Mar 13, 2001

DOCUMENT-IDENTIFIER: US 6202160 B1

** See image for Certificate of Correction **

TITLE: System for independent powering of a computer system

Detailed Description Text (71):

Referring to FIG. 5, the bias power portion of the remote interface board 104 will be described. As previously described, the independent RIB power supply 360, such as a 120 Volt AC/7.5 Volt DC power adapter, is connected to the DC power connector J2220. Pin 1 of the connector J2 connects via line 370 to provide the DC voltage to a VIN pin of the LT1376 high frequency step-down switching regulator 222. Pin 2 of the connector J2 connects to ground via line 372. The regulator 222, along with the external components suggested in the data sheet for the Linear Technology LT1376 component, provides a positive 5V output on a VCC5 line 374. The VCC5 line 374 connects to the other components on the RIB 104 to provide power to each RIB component. The VCC5 line 374 also connects to a fuse 224. In one embodiment the fuse 224 may be rated at 300 milliAmperes. The fuse 224 further connects via XVCC5 line 376 to pin 5 of RJ-45 connector 226, thereby providing 300 mA, positive 5V bias power to be fed to the server microcontroller network 102 (FIG. 1). The extender microcontroller bus clock (XLCL) and data (XLDA) signals to/from the switch 228 (FIG. 3) also connect to the RJ-45 connector 226 at pins 2 and 4, respectively. These signals correspond to I.sup.2 C clock and data signals.

<u>US Reference Patent Number</u> (28): 5210855

Generate Collection Print

L2: Entry 32 of 47

File: USPT

Dec 22, 1998

DOCUMENT-IDENTIFIER: US 5852743 A

TITLE: Method and apparatus for connecting a plug-and-play peripheral device to a computer

Brief Summary Text (14):

According to the present invention, one of the connector pins of the I/O port connector that have been defined as ground is used as a detection pin. The detection pin is connected to the system power supply Vcc through a resistor in order to maintain a high voltage level. The peripheral device has a matching connector that includes a pin corresponding to the detection pin. The corresponding pin is connected to ground. By detecting the voltage level at the detection pin, this invention can determine if a peripheral device is connected to the I/O port.

Detailed Description Text (2):

With reference to FIG. 1, the block diagram of the hardware architecture of this invention comprises a number of standard I/O interface connectors. One of the connector pins that have been defined as ground is selected as the detection pin A of each connector 1. The detection pin A maintains a high voltage level because it is connected to the system power supply Vcc through a resistor. The external device connector 2 on each peripheral device has a connection pin corresponding to the detection pin A. The corresponding connection pin on the external connector is grounded. When the peripheral device is connected to the system, the voltage level at the detection pin A drops to a low voltage level because its corresponding pin on the external connector is grounded.

<u>US Reference Patent Number</u> (1): 5210855

Generate Collection Print

L2: Entry 44 of 47

File: USPT

Dec 5, 1995

DOCUMENT-IDENTIFIER: US 5473499 A

TITLE: Hot pluggable motherboard bus connection method

Abstract Text (1):

A method of connecting an IC card to a motherboard involves first connecting the ground busses, then the power busses and finally the general signal busses. When the power busses are connected, a low current is allowed to flow initially, then, a predetermined period of time is allowed to elapse for equalization of IC card and motherboard voltages, then a full current is allowed to flow. A method of disconnecting an IC card from a motherboard involves first disconnecting the general signal busses, then the power busses and finally the ground busses.

Brief Summary Text (6):

In U.S. Pat. No. 5,210,855 to Bartol, for example, a connection sequence is described in which first ground connections are made, then power connections are made and finally general purpose signal connections are made.

Brief Summary Text (14):

A connector is provided on a motherboard for connecting the ground, power and general purpose signal connections of an IC card to the corresponding motherboard busses. During connection of an IC card to the motherboard, the connections are made in the following order. First, the ground connections are made, then the power connections are made, and finally the general purpose data connections are made.

Brief Summary Text (16):

When the IC card is to be removed from the motherboard, the connections between the IC card and the motherboard bus are disengaged in the reverse order from which they were engaged during the time when the IC card was being connected to the motherboard. That is, under programmed control, first the general purpose signal connectors are disengaged, then the power is disengaged and finally the ground connections are disengaged.

Detailed Description Text (2):

FIG. 1 shows a basic circuit structure of the present invention. An IC card 1 connects to a motherboard 2 via a connector circuit 21 located on the motherboard 2. The ground bus of the IC card 1 is connected to the ground bus 28 of the motherboard 2 during insertion of the card into connector 21. A controller 25 controls switches 22 and 23 located between connector 21 and general purpose signal bus 26 and power bus 27, respectively, so that the switches are closed as follows. When IC card insertion detector 30 detects that an IC card 1 has been physically inserted into a connector 21 by, for example, monitoring power supply current, (see FIG. 2 step S1), the controller 25 closes the switch 23 (steps S2 to S4 as will be fully described below) to connect the motherboard power bus 27 to the IC card 1. Finally, the controller 25 closes the switch 22 (step S5) to connect the motherboard general signal bus 26 to the IC card 1.

Detailed Description Text (5):

The controller 25 also controls the switches 22 and 23 in the following manner when IC Card removal initiator 40 detects that the user wishes to physically remove an IC card 1 from the motherboard 2 (see step S6 of FIG. 3). The switches are caused to open in a certain order, specifically, the reverse order to the order in which they were closed when the IC card was first connected to the motherboard connector 21.



More specifically, first the general signal bus switch 22 is opened (step S7), and then the <u>power</u> bus switch 23 is opened (step S8). Then, an indication is given to the user that it is alright to physically disconnect the card 1 from the motherboard connector 21 (step S9) by way of user signal 50. The <u>ground</u> connection is disconnected when the card is physically removed by the user.

<u>US Reference Patent Number</u> (10): 5210855

Generate Collection Print

L2: Entry 44 of 47

File: USPT

Dec 5, 1995

US-PAT-NO: 5473499

DOCUMENT-IDENTIFIER: US 5473499 A

TITLE: Hot pluggable motherboard bus connection method

DATE-ISSUED: December 5, 1995

INVENTOR-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY

Weir; Steven P. Petaluma CA

ASSIGNEE-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY TYPE CODE

Harris Corporation Melbourne FL 02

APPL-NO: 08/ 083504 [PALM] DATE FILED: June 30, 1993

INT-CL: [06] $\underline{H02}$ \underline{H} $\underline{9/00}$

US-CL-ISSUED: 361/58; 323/908, 395/750

US-CL-CURRENT: 361/58; 323/908, 710/302, 713/300

FIELD-OF-SEARCH: 361/58, 323/908, 395/750

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

Search Selected	Search ALL
	£

PAT-NO	ISSUE-DATE	PATENTEE-NAME	US-CL
4144565	March 1979	Bouknecht et al.	364/200
4245270	January 1981	Busby	361/9
4454552	June 1984	Barnes et al.	361/9
<u>4507697</u>	March 1985	Ozil et al.	361/1
4675769	June 1987	Marshall et al.	361/1
4695914	September 1987	Ohtsuki et al.	361/42
4835737	May 1989	Herrig et al.	364/900
5077675	December 1991	Tam	364/480
5203004	April 1993	Bunton et al.	395/800
5210855	May 1993	Bartol	395/500

FOREIGN PATENT DOCUMENTS

FOREIGN-PAT-NO PUBN-DATE COUNTRY US-CL

0402055 December 1990 EP 0571689 December 1993 EP

OTHER PUBLICATIONS

IBM Technical Disclosure Bulletin, vol. 32, No. 9B, Feb. 1990, pp. 424-429, "Hot-Plug Protection Circuit".

ART-UNIT: 214

PRIMARY-EXAMINER: Deboer; Todd

ATTY-AGENT-FIRM: Sughrue, Mion, Zinn, Macpeak & Seas

ABSTRACT:

A method of connecting an IC card to a motherboard involves first connecting the ground busses, then the power busses and finally the general signal busses. When the power busses are connected, a low current is allowed to flow initially, then, a predetermined period of time is allowed to elapse for equalization of IC card and motherboard voltages, then a full current is allowed to flow. A method of disconnecting an IC card from a motherboard involves first disconnecting the general signal busses, then the power busses and finally the ground busses.

2 Claims, 3 Drawing figures

Generate Collection

Print

L7: Entry 19 of 21

File: USPT

Dec 5, 1995

.DOCUMENT-IDENTIFIER: US 5473499 A

TITLE: Hot pluggable motherboard bus connection method

Abstract Text (1):

A method of connecting an IC card to a motherboard involves first connecting the ground busses, then the power busses and finally the general signal busses. When the power busses are connected, a low current is allowed to flow initially, then, a predetermined period of time is allowed to elapse for equalization of IC card and motherboard voltages, then a full current is allowed to flow. A method of disconnecting an IC card from a motherboard involves first disconnecting the general signal busses, then the power busses and finally the ground busses.

Current US Cross Reference Classification (2): 710/302

Help Logout Interrupt						
Main Mer	u Search Form Posting Counts Show S Numbers Edit 9	3 Numbers Preferences Cases				
Search Results -						
	Terms	Documents				
	L5 and (ground same power same switch)	40				
Database:	US Patents Full-Text Database US Pre-Grant Publication Full-Text Database JPO Abstracts Database EPO Abstracts Database Derwent World Patents Index IBM Technical Disclosure Bulletins					
Search:	L8 Recall Text Clear	Refine Search				

Search History

DATE: Monday, December 08, 2003 Printable Copy Create Case

Set Name side by side	Query	Hit Count	Set Name result set
DB = USF	PT; PLUR=YES; OP=OR		
<u>L8</u>	L5 and (ground same power same switch)	40	<u>L8</u>
<u>L7</u>	L5 and (ground same power).ab.	21	<u>L7</u>
<u>L6</u>	L5 and (ground same power)	180	<u>L6</u>
<u>L5</u>	((710/301 710/302)!.CCLS.)	556	<u>L5</u>
<u>L4</u>	(710/301,302.ccls.) and (power same ground)	0	<u>L4</u>
DB=PGF	PB,JPAB,EPAB,DWPI,TDBD; PLUR=YES; OP=OR		
<u>L3</u>	L2	0	<u>L3</u>
DB=USP	PT; PLUR=YES; OP=OR		
<u>L2</u>	L1 and (power same ground)	47	<u>L2</u>
<u>L1</u>	5210855.uref.	141	<u>L1</u>

END OF SEARCH HISTORY

WEST - WEST

Generate Collection Print

L8: Entry 26 of 40

File: USPT

Mar 9, 1999

DOCUMENT-IDENTIFIER: US 5881251 A TITLE: Hot swap control circuit

Abstract Text (1):

A circuit board having a load is inserted into a chassis of a digital system while the system remains in operation. During insertion, a ground potential is provided to the circuit board. Next, one or more voltage potentials are provided, however, no electrical path is provided from the voltage potentials, through the load, to ground. An enhancement voltage is provided to the circuit board, allowing the load to charge. Finally, a backplane is connected to the circuit board after the load has charged. The circuit board includes a soft start circuit that allows the load to charge gracefully after the enhancement voltage is provided. In one embodiment, the soft start circuit includes an RC circuit connected to a switch which gradually turns on as the RC circuit charges, thereby providing an electrical path from the circuit board load to ground through the switch. The switch may be a MOSFET. Once the circuit board load is charged, connecting the backplane bypasses the MOSFET, thereby eliminating nearly all quiescent current flow through, and associated power dissipation in, the MOSFET. The circuit board is extracted from the chassis of the digital system by first disconnecting the backplane. When this occurs, the MOSFET is no longer bypassed by the backplane connection and quiescent current again flows through the MOSFET. Next, the enhancement voltage is removed, allowing the MOSFET to gradually turn off as the RC circuit discharges, thereby removing the electrical path from the load to ground. The voltage and ground potential are then removed.

Brief Summary Text (10):

The circuit board includes a soft start circuit to allow the circuit board to charge gracefully after the enhancement voltage is provided. In one embodiment, the soft start circuit includes an RC circuit which charges over a predetermined time after the enhancement voltage is provided. The RC circuit is connected to a switch which gradually turns on as the RC circuit charges, thereby providing an electrical path from the circuit board load to ground through the switch. In one embodiment, the switch is a MOSFET having a current rating appropriate to the quiescent circuit board load current. Once the circuit board load is charged, connecting the backplane bypasses the MOSFET, thereby eliminating nearly all current flow through, and associated power dissipation in, the MOSFET.

<u>Detailed Description Text</u> (3):

FIG. 1 illustrates a digital system 5 configured in accordance with the present invention. Digital system 5 includes a chassis 10 and a circuit board 20. Chassis 10 includes a ground post 30, power posts 31, a soft start post 32, and a backplane connector 33. Circuit board 20 includes a ground connector 40, power connectors 41, a soft start connector 42, a backplane coupling 43, a switch circuit 50, and board loads 60. Circuit board 20 may be inserted into or extracted from chassis 10 at any time, without having to power down the digital system 5.

Detailed Description Text (4):

In one embodiment, chassis 10 is configured so that ground post 30 will make contact with ground connector 40 as circuit board 20 is inserted into chassis 10 before any other electrical connections between circuit board 20 and chassis 10 are established. For the embodiment shown in FIG. 1, this is accomplished by making ground post 30 longer than power posts 31, soft start post 32 and backplane connector 33. Power posts 31, and soft start post 32 are approximately the same



length. Circuit board 20 is configured such that ground connector 40 and power connectors 41 are situated on the leading edge of circuit board 20. Soft start connector 42 is recessed a desired distance from the edge of circuit board 20. The recess distance will depend upon the charge and discharge time of switch circuit 50. In one embodiment, soft start connector 42 is recessed a distance of 0.2" from the leading edge of circuit board 20.

Detailed Description Text (5):

Insertion of circuit board 20 into chassis 10, should be carried out in a controlled manner. Ground post 30 on chassis 10 is first coupled with the ground connector 40 on circuit board 20 in order to facilitate electrostatic discharge of the circuit board 20. Next, power post(s) 31 on chassis 10 is/are coupled with power connector(s) 41 on circuit board 20. Each power connector 41 is coupled to a respective circuit board load 60. Circuit board loads 60 represent the equivalent circuit loads for the various circuits located on circuit board 20. Notice that even though power posts 31 are connected to power connectors 41, no current flows across circuit board loads 60 because switch circuit 50 acts as an open circuit, preventing a path from the circuit board loads 60 to ground.

Detailed Description Text (7):

As MOSFET 52 switches on, circuit board loads 60 are provided with a path to ground post 30. Those skilled in the art will recognize that MOSFET 52 is current rated depending upon the magnitude of the quiescent circuit board loads 60. After circuit board loads 60 are charged, and as circuit board 20 is further inserted into chassis 10, backplane connector 33 on chassis 10 is coupled to backplane coupling 43 on circuit board 20. Backplane coupling 43 on circuit board 20 and backplane connector 33 on chasis 10 provide a current path which bypasses MOSFET 52. As a result, even though MOSFET 52 remains turned on, there is little or no further power dissipation in MOSFET 52.

Detailed Description Text (8):

Extraction of circuit board 20 from chassis 10 should also be carried out in a controlled manner. During extraction, backplane connector 33 is first disconnected from backplane coupling 43 and quiescent current again begins to flow through MOSFET 52 to ground post 30. As extraction of circuit board 20 continues, soft start post 32 is disconnected from soft start connector 42. Disconnecting soft start post 32 in this fashion causes RC circuit 54 to discharge through resistor circuit 56, allowing circuit board load 60 to power down gracefully as MOSFET 52 switches off. As the extraction process continues, power posts 31 are disconnected from power connectors 41, removing all voltage from circuit board 20. After power posts 31 are disconnected, ground post 30 is disconnected from ground connector 40, completing the extraction of circuit board 20 from chassis 10.

Detailed Description Text (9):

FIG. 2a illustrates an alternative embodiment of digital system 5. In this embodiment, chassis 10 is again configured so that ground post 30 is longer than power posts 31 and soft start post 32. However, power posts 31, and soft start post 32 are of different lengths. Soft start post 32 is shorter than power posts 31. The measure of distance between the length of power posts 31 and soft start post 32 again depends upon the charge and discharge time of switch circuit 50. With this embodiment, ground connector 40, power connectors 41, and soft start connector 42 may all be situated on the leading edge of circuit board 20. The provision (during insertion) or removal of the various potentials will occur in the same sequence as that described above as circuit board 20 is inserted or extracted from chassis 10 despite the different physical configuration.

Current US Original Classification (1): 710/302

CLAIMS:

12. A method of removing a circuit board having a circuit board load from a chassis comprising the steps of:

disconnecting a backplane from the circuit board;



removing an enhancement voltage from the circuit board by terminating a quiescent current flow from the circuit board load through a switch to an electrical ground in a controlled fashion, the circuit board thus being configured to allow the circuit board load to power down gracefully once the enhancement voltage is removed;

removing one or more voltage potentials from the circuit board once the circuit board load has powered down; and

removing a ground potential from the circuit board only after all other voltage potentials have been removed therefrom.

Generate Collection Print

L8: Entry 37 of 40

File: USPT

Dec 5, 1995

DOCUMENT-IDENTIFIER: US 5473499 A

TITLE: Hot pluggable motherboard bus connection method

Detailed Description Text (2):

FIG. 1 shows a basic circuit structure of the present invention. An IC card 1 connects to a motherboard 2 via a connector circuit 21 located on the motherboard 2. The ground bus of the IC card 1 is connected to the ground bus 28 of the motherboard 2 during insertion of the card into connector 21. A controller 25 controls switches 22 and 23 located between connector 21 and general purpose signal bus 26 and power bus 27, respectively, so that the switches are closed as follows. When IC card insertion detector 30 detects that an IC card 1 has been physically inserted into a connector 21 by, for example, monitoring power supply current, (see FIG. 2 step S1), the controller 25 closes the switch 23 (steps S2 to S4 as will be fully described below) to connect the motherboard power bus 27 to the IC card 1. Finally, the controller 25 closes the switch 22 (step S5) to connect the motherboard general signal bus 26 to the IC card 1.

Detailed Description Text (5):

The controller 25 also controls the switches 22 and 23 in the following manner when IC Card removal initiator 40 detects that the user wishes to physically remove an IC card 1 from the motherboard 2 (see step S6 of FIG. 3). The switches are caused to open in a certain order, specifically, the reverse order to the order in which they were closed when the IC card was first connected to the motherboard connector 21.

More specifically, first the general signal bus switch 22 is opened (step S7), and then the power bus switch 23 is opened (step S8). Then, an indication is given to the user that it is alright to physically disconnect the card 1 from the motherboard connector 21 (step S9) by way of user signal 50. The ground connection is disconnected when the card is physically removed by the user.

Current US Cross Reference Classification (2):
710/302

Generate Collection

Print

Search Results - Record(s) 1 through 6 of 6 returned.

☐ 1. Document ID: US 6560750 B2

L4: Entry 1 of 6

File: USPT

May 6, 2003

US-PAT-NO: 6560750

DOCUMENT-IDENTIFIER: US 6560750 B2

TITLE: Method for providing master-slave heat-swapping apparatus and mechanism on a

mono-ATA bus

Full Title Citation Front Review Classification Date Reference Sequences Attachments Claims KWC

☐ 2. Document ID: US 6529987 B1

L4: Entry 2 of 6

File: USPT

Mar 4, 2003

US-PAT-NO: 6529987

DOCUMENT-IDENTIFIER: US 6529987 B1

TITLE: Hot pluggins in a PCI bus system

Full Title Citation Front Review Classification Date Reference Sequences Attachments Claims KMC

☐ 3. Document ID: US 6269416 B1

L4: Entry 3 of 6

File: USPT

Jul 31, 2001

US-PAT-NO: 6269416

DOCUMENT-IDENTIFIER: US 6269416 B1

TITLE: Adaptive PCI slot

Full Title Citation Front Review Classification Date Reference Sequences Attachments Claims KMC Drawi Desc Image

4. Document ID: US 5886431 A

L4: Entry 4 of 6


File: USPT

Mar 23, 1999

US-PAT-NO: 5886431

DOCUMENT-IDENTIFIER: US 5886431 A

TITLE: Circuit and method of operation to control in-rush current from a power supply to peripheral devices in an information system



Change Format Display Format: TI

> Previous Page Next Page